Re: [PATCH 2/3] arm64: dts: renesas: r8a779f0: Add TMU nodes

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

 



Hi Wolfram,

On Tue, Jul 26, 2022 at 11:03 PM Wolfram Sang
<wsa+renesas@xxxxxxxxxxxxxxxxxxxx> wrote:
> Signed-off-by: Wolfram Sang <wsa+renesas@xxxxxxxxxxxxxxxxxxxx>

> --- a/arch/arm64/boot/dts/renesas/r8a779f0.dtsi
> +++ b/arch/arm64/boot/dts/renesas/r8a779f0.dtsi
> @@ -334,6 +334,71 @@ tsc: thermal@e6198000 {
>                         #thermal-sensor-cells = <1>;
>                 };
>
> +               tmu0: timer@e61e0000 {
> +                       compatible = "renesas,tmu-r8a779f0", "renesas,tmu";
> +                       reg = <0 0xe61e0000 0 0x30>;
> +                       interrupts = <GIC_SPI 474 IRQ_TYPE_LEVEL_HIGH>,
> +                                    <GIC_SPI 475 IRQ_TYPE_LEVEL_HIGH>,
> +                                    <GIC_SPI 476 IRQ_TYPE_LEVEL_HIGH>;
> +                       clocks = <&cpg CPG_MOD 713>;
> +                       clock-names = "fck";
> +                       power-domains = <&sysc R8A779F0_PD_ALWAYS_ON>;
> +                       resets = <&cpg 713>;
> +                       status = "disabled";
> +               };
> +
> +               tmu1: timer@e6fc0000 {
> +                       compatible = "renesas,tmu-r8a779f0", "renesas,tmu";
> +                       reg = <0 0xe6fc0000 0 0x30>;
> +                       interrupts = <GIC_SPI 477 IRQ_TYPE_LEVEL_HIGH>,
> +                                    <GIC_SPI 478 IRQ_TYPE_LEVEL_HIGH>,
> +                                    <GIC_SPI 479 IRQ_TYPE_LEVEL_HIGH>;

We really should update the DT bindings so we can describe the fourth
interrupt on TMU instances that support input capture.
I don't think we need a new compatible value, as we can just look at
the presence of the fourth (actually renesas-channels + 1) interrupt
to enable the feature (if the driver ever gains support).

> +                       clocks = <&cpg CPG_MOD 714>;
> +                       clock-names = "fck";
> +                       power-domains = <&sysc R8A779F0_PD_ALWAYS_ON>;
> +                       resets = <&cpg 714>;
> +                       status = "disabled";
> +               };

As the above matches how TMU is handled on other SoCs:
Reviewed-by: Geert Uytterhoeven <geert+renesas@xxxxxxxxx>
i.e. will queue in renesas-devel for v6.1.

Gr{oetje,eeting}s,

                        Geert

--
Geert Uytterhoeven -- There's lots of Linux beyond ia32 -- geert@xxxxxxxxxxxxxx

In personal conversations with technical people, I call myself a hacker. But
when I'm talking to journalists I just say "programmer" or something like that.
                                -- Linus Torvalds



[Index of Archives]     [Linux Samsung SOC]     [Linux Wireless]     [Linux Kernel]     [ATH6KL]     [Linux Bluetooth]     [Linux Netdev]     [Kernel Newbies]     [IDE]     [Security]     [Git]     [Netfilter]     [Bugtraq]     [Yosemite News]     [MIPS Linux]     [ARM Linux]     [Linux Security]     [Linux RAID]     [Linux ATA RAID]     [Samba]     [Device Mapper]

  Powered by Linux