Hi All, This patch series adds CPG wrapper for Renesas RZ/Five SoC. RZ/Five SoC has almost identical clock structure compared to RZ/G2UL, so r9a07g043-cpg.c file is re-used to add support for Renesas RZ/Five SoC. Below is the clock structure reported by Linux with this patch series: / # cat /sys/devices/soc0/family RZ/Five / # cat /sys/devices/soc0/machine Renesas SMARC EVK based on r9a07g043 / # cat /sys/devices/soc0/revision 0 / # cat /sys/devices/soc0/soc_id r9a07g043 / # / # cat /sys/kernel/debug/clk/clk_summary enable prepare protect duty hardware clock count count count rate accuracy phase cycle enable ------------------------------------------------------------------------------------------------------- extal 3 3 0 24000000 0 0 50000 Y .pll6 0 0 0 500000000 0 0 50000 Y .pll6_250 0 0 0 250000000 0 0 50000 Y HP 0 0 0 250000000 0 0 50000 Y .pll3 1 1 0 1600000000 0 0 50000 Y .pll3_533 0 0 0 533333333 0 0 50000 Y .sel_pll3_3 0 0 0 533333333 0 0 50000 Y divpl3c 0 0 0 266666667 0 0 50000 Y SPI1 0 0 0 66666666 0 0 50000 Y spi_clk2 0 0 0 66666666 0 0 50000 N SPI0 0 0 0 133333333 0 0 50000 Y spi_clk 0 0 0 133333333 0 0 50000 N .pll3_400 0 0 0 400000000 0 0 50000 Y .pll3_div2 1 1 0 800000000 0 0 50000 Y .pll3_div2_4 1 1 0 200000000 0 0 50000 Y M0 0 0 0 200000000 0 0 50000 Y eth1_axi 0 0 0 200000000 0 0 50000 N eth0_axi 0 0 0 200000000 0 0 50000 N P1 3 3 0 200000000 0 0 50000 Y usb_pclk 0 0 0 200000000 0 0 50000 N usb0_func 0 0 0 200000000 0 0 50000 N usb1_host 0 0 0 200000000 0 0 50000 N usb0_host 0 0 0 200000000 0 0 50000 N sdhi1_aclk 0 0 0 200000000 0 0 50000 N sdhi0_aclk 0 0 0 200000000 0 0 50000 N dmac_aclk 2 2 0 200000000 0 0 50000 Y iax45_clk 1 1 0 200000000 0 0 50000 Y P1_DIV2 1 1 0 100000000 0 0 50000 Y dmac_pclk 1 1 0 100000000 0 0 50000 Y .pll3_div2_4_2 0 0 0 100000000 0 0 50000 Y ZT 0 0 0 100000000 0 0 50000 Y eth1_chi 0 0 0 100000000 0 0 50000 N eth0_chi 0 0 0 100000000 0 0 50000 N P2 0 0 0 100000000 0 0 50000 Y iax45_pclk 0 0 0 100000000 0 0 50000 N .pll2 1 1 0 1600000000 0 0 50000 Y .clk_533 0 0 0 533333333 0 0 50000 Y sd1 0 0 0 533333333 0 0 50000 Y sdhi1_clk_hs 0 0 0 533333333 0 0 50000 N SD1_DIV4 0 0 0 133333333 0 0 50000 Y sdhi1_imclk2 0 0 0 133333333 0 0 50000 N sdhi1_imclk 0 0 0 133333333 0 0 50000 N sd0 0 0 0 533333333 0 0 50000 Y sdhi0_clk_hs 0 0 0 533333333 0 0 50000 N SD0_DIV4 0 0 0 133333333 0 0 50000 Y sdhi0_imclk2 0 0 0 133333333 0 0 50000 N sdhi0_imclk 0 0 0 133333333 0 0 50000 N .clk_266 0 0 0 266666666 0 0 50000 Y .clk_800 0 0 0 800000000 0 0 50000 Y .clk_400 0 0 0 400000000 0 0 50000 Y .pll2_div2 1 1 0 800000000 0 0 50000 Y .pll2_div2_10 0 0 0 80000000 0 0 50000 Y TSU 0 0 0 80000000 0 0 50000 Y tsu_pclk 0 0 0 80000000 0 0 50000 N adc_adclk 0 0 0 80000000 0 0 50000 N .pll2_div2_8 1 1 0 100000000 0 0 50000 Y P0 1 3 0 100000000 0 0 50000 Y adc_pclk 0 0 0 100000000 0 0 50000 N canfd 0 0 0 100000000 0 0 50000 N rspi2 0 0 0 100000000 0 0 50000 N rspi1 0 0 0 100000000 0 0 50000 N rspi0 0 0 0 100000000 0 0 50000 N sci1 0 0 0 100000000 0 0 50000 N sci0 0 0 0 100000000 0 0 50000 N scif4 0 0 0 100000000 0 0 50000 N scif3 0 0 0 100000000 0 0 50000 N scif2 0 0 0 100000000 0 0 50000 N scif1 0 0 0 100000000 0 0 50000 N scif0 2 2 0 100000000 0 0 50000 Y i2c3 0 0 0 100000000 0 0 50000 N i2c2 0 0 0 100000000 0 0 50000 N i2c1 0 1 0 100000000 0 0 50000 N i2c0 0 1 0 100000000 0 0 50000 N ssi3_sfr 0 0 0 100000000 0 0 50000 N ssi3_pclk 0 0 0 100000000 0 0 50000 N ssi2_sfr 0 0 0 100000000 0 0 50000 N ssi2_pclk 0 0 0 100000000 0 0 50000 N ssi1_sfr 0 0 0 100000000 0 0 50000 N ssi1_pclk 0 0 0 100000000 0 0 50000 N ssi0_sfr 0 0 0 100000000 0 0 50000 N ssi0_pclk 0 0 0 100000000 0 0 50000 N wdt2_pclk 0 0 0 100000000 0 0 50000 N wdt0_pclk 0 0 0 100000000 0 0 50000 N ostm2_pclk 0 0 0 100000000 0 0 50000 N ostm1_pclk 0 0 0 100000000 0 0 50000 N ostm0_pclk 0 0 0 100000000 0 0 50000 N P0_DIV2 0 0 0 50000000 0 0 50000 Y .pll1 0 0 0 1000000000 0 0 50000 Y I 0 0 0 1000000000 0 0 50000 Y .osc_div1000 0 0 0 24000 0 0 50000 Y .osc 1 1 0 24000000 0 0 50000 Y gpio 1 2 0 24000000 0 0 50000 Y wdt2_clk 0 0 0 24000000 0 0 50000 N wdt0_clk 0 0 0 24000000 0 0 50000 N / # / # / # RFC->v1: * Fixed review comments pointed by Geert. RFC: https://patchwork.ozlabs.org/project/devicetree-bindings/cover/ 20220505193143.31826-1-prabhakar.mahadev-lad.rj@xxxxxxxxxxxxxx/ Cheers, Prabhakar Lad Prabhakar (2): dt-bindings: clock: r9a07g043-cpg: Add Renesas RZ/Five CPG Clock and Reset Definitions clk: renesas: r9a07g043: Add support for RZ/Five SoC drivers/clk/renesas/r9a07g043-cpg.c | 32 +++++++++++++++++++++++ include/dt-bindings/clock/r9a07g043-cpg.h | 20 ++++++++++++++ 2 files changed, 52 insertions(+) -- 2.25.1
