Re: [PATCH 12/12] pinctrl: renesas: r8a77995: Add bias pinconf support

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

 



On Fri, Apr 30, 2021 at 2:31 PM Geert Uytterhoeven
<geert+renesas@xxxxxxxxx> wrote:
> Implement support for pull-up (most pins, excl. DU_DOTCLKIN0) and
> pull-down (most pins, excl. JTAG) handling for the R-Car D3 SoC, using
> the common R-Car bias handling.
>
> Note that the documentation of the LSI pin pull-up/down control Register
> 2 (PUD2) in the R-Car Gen3 Hardware User's Manual Rev. 2.20 seems to
> have mixed up the bits for the NFRE# and NFWE# pins: their definition is
> inconsistent with the documentation of the corresponding bits in the LSI
> pin pull-enable register 2(PUEN2), and the bit order in Rev. 0.7 of the
> R-Car D3 pinfunction spreadsheet, so I have used the latter.

It was confirmed that the documentation is correct. Will fix in v2...

Gr{oetje,eeting}s,

                        Geert

-- 
Geert Uytterhoeven -- There's lots of Linux beyond ia32 -- geert@xxxxxxxxxxxxxx

In personal conversations with technical people, I call myself a hacker. But
when I'm talking to journalists I just say "programmer" or something like that.
                                -- Linus Torvalds



[Index of Archives]     [Linux Samsung SOC]     [Linux Wireless]     [Linux Kernel]     [ATH6KL]     [Linux Bluetooth]     [Linux Netdev]     [Kernel Newbies]     [IDE]     [Security]     [Git]     [Netfilter]     [Bugtraq]     [Yosemite News]     [MIPS Linux]     [ARM Linux]     [Linux Security]     [Linux RAID]     [Linux ATA RAID]     [Samba]     [Device Mapper]

  Powered by Linux