Re: [PATCH v10 0/5] Add new PCI_DEV_FLAGS_NO_RELAXED_ORDERING flag

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Subject: Re: [PATCH v10 0/5] Add new PCI_DEV_FLAGS_NO_RELAXED_ORDERING flag
From: David Miller <davem@xxxxxxxxxxxxx>
Date: Mon, 14 Aug 2017 11:15:31 -0700 (PDT)
Cc: leedom@xxxxxxxxxxx, ashok.raj@xxxxxxxxx, bhelgaas@xxxxxxxxxx, helgaas@xxxxxxxxxx, werner@xxxxxxxxxxx, ganeshgr@xxxxxxxxxxx, asit.k.mallick@xxxxxxxxx, patrick.j.cramer@xxxxxxxxx, Suravee.Suthikulpanit@xxxxxxx, Bob.Shaw@xxxxxxx, l.stach@xxxxxxxxxxxxxx, amira@xxxxxxxxxxxx, gabriele.paoloni@xxxxxxxxxx, David.Laight@xxxxxxxxxx, jeffrey.t.kirsher@xxxxxxxxx, catalin.marinas@xxxxxxx, will.deacon@xxxxxxx, mark.rutland@xxxxxxx, robin.murphy@xxxxxxx, alexander.duyck@xxxxxxxxx, linux-arm-kernel@xxxxxxxxxxxxxxxxxxx, netdev@xxxxxxxxxxxxxxx, linux-pci@xxxxxxxxxxxxxxx, linux-kernel@xxxxxxxxxxxxxxx, linuxarm@xxxxxxxxxx
In-reply-to: <1502725499-11276-1-git-send-email-dingtianhong@huawei.com>

It looks like we are really close on this.

Please just remove the Intel signoff from the AMD patch, and I don't
think it's wise to wait for an AMD person to signoff on it given
the state of affairs for that chipset.

Thanks.

References:
- [PATCH v10 0/5] Add new PCI_DEV_FLAGS_NO_RELAXED_ORDERING flag
  - From: Ding Tianhong

Prev by Date: Re: [PATCH v3 pci] PCI/MSI: pci-xgene-msi: Enable MSI support in ACPI boot for X-Gene v1
Next by Date: Re: [PATCH V2] PCI/DPC: Add eDPC support
Previous by thread: Re: [PATCH v10 3/5] PCI: Disable Relaxed Ordering Attributes for AMD A1100
Next by thread: [PATCH v11 0/5] Add new PCI_DEV_FLAGS_NO_RELAXED_ORDERING flag
Index(es):
- Date
- Thread

[Index of Archives] [DMA Engine] [Linux Coverity] [Linux USB] [Video for Linux] [Linux Audio Users] [Yosemite News] [Linux Kernel] [Linux SCSI] [Greybus]

Powered by Linux