Thans Marc
On 1/4/2017 1:59 PM, Marc Zyngier wrote:
On 04/01/17 03:17, valmiki wrote:
Hi,
I have confusion on MSI interrupt flags in PCIe documetation.
MSI interrupts are edge triggered, but i see some controllers use
Ex:tegra <0 99 0x4>, here interrupt flags show 0x4 which means level
sensitive as per include/dt-bindings/interrupt-controller/irq.h.
May i know why is it like this, why MSI depicted as level sensitive in
device tree.
They are not. MSIs are *not* present in the device tree at all.
What you have here is the cascade interrupt from an MSI controller to
another interrupt controller (probably a GICv2), and that particular
interrupt is level triggered. Which is perfectly fine if that's the
signalling method between the two controllers.
This doesn't in any way reflect how MSIs are signalled.
Thanks,
M.
--
To unsubscribe from this list: send the line "unsubscribe linux-pci" in
the body of a message to majordomo@xxxxxxxxxxxxxxx
More majordomo info at http://vger.kernel.org/majordomo-info.html
