RE: [PATCH v7] PCI: Xilinx-NWL-PCIe: Added support for Xilinx NWL PCIe Host Controller

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Subject: RE: [PATCH v7] PCI: Xilinx-NWL-PCIe: Added support for Xilinx NWL PCIe Host Controller
From: Bharat Kumar Gogada <bharat.kumar.gogada@xxxxxxxxxx>
Date: Wed, 4 Nov 2015 07:54:01 +0000
Accept-language: en-US
Authentication-results: spf=pass (sender IP is 149.199.60.100) smtp.mailfrom=xilinx.com; vger.kernel.org; dkim=none (message not signed) header.d=none;vger.kernel.org; dmarc=bestguesspass action=none header.from=xilinx.com;
Cc: Marc Zyngier <marc.zyngier@xxxxxxx>, "robh+dt@xxxxxxxxxx" <robh+dt@xxxxxxxxxx>, "pawel.moll@xxxxxxx" <pawel.moll@xxxxxxx>, "mark.rutland@xxxxxxx" <mark.rutland@xxxxxxx>, "ijc+devicetree@xxxxxxxxxxxxxx" <ijc+devicetree@xxxxxxxxxxxxxx>, "galak@xxxxxxxxxxxxxx" <galak@xxxxxxxxxxxxxx>, Michal Simek <michals@xxxxxxxxxx>, Soren Brinkmann <sorenb@xxxxxxxxxx>, "bhelgaas@xxxxxxxxxx" <bhelgaas@xxxxxxxxxx>, "arnd@xxxxxxxx" <arnd@xxxxxxxx>, "tinamdar@xxxxxxx" <tinamdar@xxxxxxx>, "treding@xxxxxxxxxx" <treding@xxxxxxxxxx>, "rjui@xxxxxxxxxxxx" <rjui@xxxxxxxxxxxx>, "Minghuan.Lian@xxxxxxxxxxxxx" <Minghuan.Lian@xxxxxxxxxxxxx>, "m-karicheri2@xxxxxx" <m-karicheri2@xxxxxx>, "hauke@xxxxxxxxxx" <hauke@xxxxxxxxxx>, "dhdang@xxxxxxx" <dhdang@xxxxxxx>, "sbranden@xxxxxxxxxxxx" <sbranden@xxxxxxxxxxxx>, "devicetree@xxxxxxxxxxxxxxx" <devicetree@xxxxxxxxxxxxxxx>, Ravikiran Gummaluri <rgummal@xxxxxxxxxx>, "linux-kernel@xxxxxxxxxxxxxxx" <linux-kernel@xxxxxxxxxxxxxxx>, "linux-arm-kernel@xxxxxxxxxxxxxxxxxxx" <linux-arm-kernel@xxxxxxxxxxxxxxxxxxx>, "linux-pci@xxxxxxxxxxxxxxx" <linux-pci@xxxxxxxxxxxxxxx>
In-reply-to: <CABHD4K_BWU7-c1NM0y5ZwFkfpG0+c9_9DpwyNXNcTvavmy8rJw@mail.gmail.com>

> > Without #ifdefs if we compile driver for legacy, MSI structures will not be
> available and we get compile time error.
> 
> Sorry for nitpicking but at least can we use elegant version of #ifdefs .i.e. #if
> IS_ENABLED() here ?
> 
Since IS_ENABLED() is checked at runtime, compile time error would come for legacy.

Thanks
Bharat
��.n��������+%������w��{.n�����{���"�)��jg��������ݢj����G�������j:+v���w�m������w�������h�����٥

Follow-Ups:
- Re: [PATCH v7] PCI: Xilinx-NWL-PCIe: Added support for Xilinx NWL PCIe Host Controller
  - From: Marc Zyngier

References:
- [PATCH v7] PCI: Xilinx-NWL-PCIe: Added support for Xilinx NWL PCIe Host Controller
  - From: Bharat Kumar Gogada
- Re: [PATCH v7] PCI: Xilinx-NWL-PCIe: Added support for Xilinx NWL PCIe Host Controller
  - From: Marc Zyngier
- RE: [PATCH v7] PCI: Xilinx-NWL-PCIe: Added support for Xilinx NWL PCIe Host Controller
  - From: Bharat Kumar Gogada
- Re: [PATCH v7] PCI: Xilinx-NWL-PCIe: Added support for Xilinx NWL PCIe Host Controller
  - From: Amit Tomer

Prev by Date: Re: [PATCH v7] PCI: Xilinx-NWL-PCIe: Added support for Xilinx NWL PCIe Host Controller
Next by Date: Re: [PATCH RFC 7/7] irqchip: [Example] dummy wired interrupt/MSI bridge driver
Previous by thread: Re: [PATCH v7] PCI: Xilinx-NWL-PCIe: Added support for Xilinx NWL PCIe Host Controller
Next by thread: Re: [PATCH v7] PCI: Xilinx-NWL-PCIe: Added support for Xilinx NWL PCIe Host Controller
Index(es):
- Date
- Thread

[Index of Archives] [DMA Engine] [Linux Coverity] [Linux USB] [Video for Linux] [Linux Audio Users] [Yosemite News] [Linux Kernel] [Linux SCSI] [Greybus]