On Sat, Dec 31, 2022 at 07:33:39PM +0100, Lukas Wunner wrote: > We're calling pci_bridge_wait_for_secondary_bus() after performing a > Secondary Bus Reset, but neglect to do the same after coming out of a > DPC-induced Hot Reset. As a result, we're not observing the delays > prescribed by PCIe r6.0 sec 6.6.1 and may access devices on the > secondary bus before they're ready. Fix it. > > Tested-by: Ravi Kishore Koppuravuri <ravi.kishore.koppuravuri@xxxxxxxxx> I assume this patch is the one that makes the difference for the Intel Ponte Vecchio HPC GPU? Is there a URL to a problem report, or at least a sentence or two we can include here to connect the patch with the problem users may see? Most people won't know how to recognize accesses to devices on the secondary bus before they're ready. Bjorn
