Tegra234 supports Lane Margining at Receiver feature. However, this requires programming of per lane PIPE2UPHY hardware instance to relay the lane margin control and margin status information between PCIe controller and UPHY modules. This series adds this support in PIPE2UPHY driver. Manikanta Maddireddy (3): phy: tegra: p2u: Add lane margin support dts: soc: t234: Add uphy lane number and intr in p2u nodes dt-bindings: PHY: P2U: Add PCIe lane margining support .../bindings/phy/phy-tegra194-p2u.yaml | 50 ++++ arch/arm64/boot/dts/nvidia/tegra234.dtsi | 120 ++++++++ drivers/phy/tegra/phy-tegra194-p2u.c | 274 ++++++++++++++++++ 3 files changed, 444 insertions(+) -- 2.25.1
