Re: [PATCH 4/5] phy: Add ARTPEC-8 PCIe PHY driver

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

 



> --------- Original Message ---------
> Sender : Krzysztof Kozlowski <krzk@xxxxxxxxxx>
> Date : 2022-03-28 22:09 (GMT+9)
> Title : Re: [PATCH 4/5] phy: Add ARTPEC-8 PCIe PHY driver
>  
> On 28/03/2022 04:18, 이왕석 wrote:
>> Add support Axis, ARTPEC-8 SoC.
>> ARTPEC-8 is the SoC platform of Axis Communications.
>> This is based on arm64 and support GEN4 & 2lane.
>> This driver provides PHY interface for ARTPEC-8 SoC PCIe controller,
>> based on Samsung PCIe PHY IP.
>
> 
> You already sent it on 28th of January and did not respond to my comments.
> 
> Please do not resend same/similar code, but instead respond to comments
> received earlier.
> 
> Best regards,
> Krzysztof
Hello, Krzysztof

Yes, you are right.
I have sent a patch set this time, 
including parts that need to be modified in the previously sent patch.
Please ignore previously sent patch and refer to the new patch set.
I also replied to the previous e-mail,
but the email address was wrong and returned.

Thanks.




[Index of Archives]     [DMA Engine]     [Linux Coverity]     [Linux USB]     [Video for Linux]     [Linux Audio Users]     [Yosemite News]     [Linux Kernel]     [Linux SCSI]     [Greybus]

  Powered by Linux