[linux-next:master 7477/7797] drivers/clk/imx/clk-composite-7ulp.c:85:24: sparse: sparse: Using plain integer as NULL pointer

[kernel test robot <lkp@xxxxxxxxx>]

tree:   https://git.kernel.org/pub/scm/linux/kernel/git/next/linux-next.git master
head:   f76698bd9a8ca01d3581236082d786e9a6b72bb7
commit: 4717ccadb51e2630790dddd222830702de17f090 [7477/7797] clk: imx: composite-7ulp: Check the PCC present bit
config: csky-randconfig-r111-20240622 (https://download.01.org/0day-ci/archive/20240622/202406220536.JnAncjqz-lkp@xxxxxxxxx/config)
compiler: csky-linux-gcc (GCC) 13.2.0
reproduce: (https://download.01.org/0day-ci/archive/20240622/202406220536.JnAncjqz-lkp@xxxxxxxxx/reproduce)

If you fix the issue in a separate patch/commit (i.e. not just a new version of
the same patch/commit), kindly add following tags
| Reported-by: kernel test robot <lkp@xxxxxxxxx>
| Closes: https://lore.kernel.org/oe-kbuild-all/202406220536.JnAncjqz-lkp@xxxxxxxxx/

sparse warnings: (new ones prefixed by >>)
>> drivers/clk/imx/clk-composite-7ulp.c:85:24: sparse: sparse: Using plain integer as NULL pointer

vim +85 drivers/clk/imx/clk-composite-7ulp.c

    68	
    69	static struct clk_hw *imx_ulp_clk_hw_composite(const char *name,
    70					     const char * const *parent_names,
    71					     int num_parents, bool mux_present,
    72					     bool rate_present, bool gate_present,
    73					     void __iomem *reg, bool has_swrst)
    74	{
    75		struct clk_hw *mux_hw = NULL, *fd_hw = NULL, *gate_hw = NULL;
    76		struct clk_fractional_divider *fd = NULL;
    77		struct clk_gate *gate = NULL;
    78		struct clk_mux *mux = NULL;
    79		struct clk_hw *hw;
    80		u32 val;
    81	
    82		val = readl(reg);
    83		if (!(val & PCG_PR_MASK)) {
    84			pr_info("PCC PR is 0 for clk:%s, bypass\n", name);
  > 85			return 0;
    86		}
    87	
    88		if (mux_present) {
    89			mux = kzalloc(sizeof(*mux), GFP_KERNEL);
    90			if (!mux)
    91				return ERR_PTR(-ENOMEM);
    92			mux_hw = &mux->hw;
    93			mux->reg = reg;
    94			mux->shift = PCG_PCS_SHIFT;
    95			mux->mask = PCG_PCS_MASK;
    96			if (has_swrst)
    97				mux->lock = &imx_ccm_lock;
    98		}
    99	
   100		if (rate_present) {
   101			fd = kzalloc(sizeof(*fd), GFP_KERNEL);
   102			if (!fd) {
   103				kfree(mux);
   104				return ERR_PTR(-ENOMEM);
   105			}
   106			fd_hw = &fd->hw;
   107			fd->reg = reg;
   108			fd->mshift = PCG_FRAC_SHIFT;
   109			fd->mwidth = PCG_FRAC_WIDTH;
   110			fd->nshift = PCG_PCD_SHIFT;
   111			fd->nwidth = PCG_PCD_WIDTH;
   112			fd->flags = CLK_FRAC_DIVIDER_ZERO_BASED;
   113			if (has_swrst)
   114				fd->lock = &imx_ccm_lock;
   115		}
   116	
   117		if (gate_present) {
   118			gate = kzalloc(sizeof(*gate), GFP_KERNEL);
   119			if (!gate) {
   120				kfree(mux);
   121				kfree(fd);
   122				return ERR_PTR(-ENOMEM);
   123			}
   124			gate_hw = &gate->hw;
   125			gate->reg = reg;
   126			gate->bit_idx = PCG_CGC_SHIFT;
   127			if (has_swrst)
   128				gate->lock = &imx_ccm_lock;
   129			/*
   130			 * make sure clock is gated during clock tree initialization,
   131			 * the HW ONLY allow clock parent/rate changed with clock gated,
   132			 * during clock tree initialization, clocks could be enabled
   133			 * by bootloader, so the HW status will mismatch with clock tree
   134			 * prepare count, then clock core driver will allow parent/rate
   135			 * change since the prepare count is zero, but HW actually
   136			 * prevent the parent/rate change due to the clock is enabled.
   137			 */
   138			val = readl_relaxed(reg);
   139			val &= ~(1 << PCG_CGC_SHIFT);
   140			writel_relaxed(val, reg);
   141		}
   142	
   143		hw = clk_hw_register_composite(NULL, name, parent_names, num_parents,
   144					       mux_hw, &clk_mux_ops, fd_hw,
   145					       &clk_fractional_divider_ops, gate_hw,
   146					       has_swrst ? &pcc_gate_ops : &clk_gate_ops, CLK_SET_RATE_GATE |
   147					       CLK_SET_PARENT_GATE | CLK_SET_RATE_NO_REPARENT);
   148		if (IS_ERR(hw)) {
   149			kfree(mux);
   150			kfree(fd);
   151			kfree(gate);
   152		}
   153	
   154		return hw;
   155	}
   156	

-- 
0-DAY CI Kernel Test Service
https://github.com/intel/lkp-tests/wiki