Re: [PATCH 1/3] MIPS: ftrace: Fix N32 save registers

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

 



On 01/31/2021 06:38 PM, Jiaxun Yang wrote:


On Sun, Jan 31, 2021, at 4:14 PM, Jinyang He wrote:
CONFIG_64BIT is confusing. N32 also pass parameters by a0~a7.
Do we have NEW kernel build?
CONFIG_64BIT assumed N64 as kernel ABI.


-Jiaxun
Hi, Jiaxun,

Thank you for your reply, and now I know. Before that, I saw the macro
from arch/mips/include/asm/regdef.h and thought it needed to be modified
here. But that seems have no sence.
Please ignore this patch.

Thanks,
Jinyang

Signed-off-by: Jinyang He <hejinyang@xxxxxxxxxxx>
---
  arch/mips/kernel/mcount.S | 4 ++--
  1 file changed, 2 insertions(+), 2 deletions(-)

diff --git a/arch/mips/kernel/mcount.S b/arch/mips/kernel/mcount.S
index cff52b2..808257a 100644
--- a/arch/mips/kernel/mcount.S
+++ b/arch/mips/kernel/mcount.S
@@ -27,7 +27,7 @@
  	PTR_S	a1, PT_R5(sp)
  	PTR_S	a2, PT_R6(sp)
  	PTR_S	a3, PT_R7(sp)
-#ifdef CONFIG_64BIT
+#if _MIPS_SIM == _MIPS_SIM_ABI64 || _MIPS_SIM == _MIPS_SIM_NABI32
  	PTR_S	a4, PT_R8(sp)
  	PTR_S	a5, PT_R9(sp)
  	PTR_S	a6, PT_R10(sp)
@@ -42,7 +42,7 @@
  	PTR_L	a1, PT_R5(sp)
  	PTR_L	a2, PT_R6(sp)
  	PTR_L	a3, PT_R7(sp)
-#ifdef CONFIG_64BIT
+#if _MIPS_SIM == _MIPS_SIM_ABI64 || _MIPS_SIM == _MIPS_SIM_NABI32
  	PTR_L	a4, PT_R8(sp)
  	PTR_L	a5, PT_R9(sp)
  	PTR_L	a6, PT_R10(sp)
--
2.1.0






[Index of Archives]     [LKML Archive]     [Linux ARM Kernel]     [Linux ARM]     [Git]     [Yosemite News]     [Linux SCSI]     [Linux Hams]

  Powered by Linux