On Mon, Apr 29, 2019 at 07:26:02PM -0700, Linus Torvalds wrote: > On Mon, Apr 29, 2019 at 5:45 PM Sean Christopherson > <sean.j.christopherson@xxxxxxxxx> wrote: > > > > On Mon, Apr 29, 2019 at 05:08:46PM -0700, Sean Christopherson wrote: > > > > > > It's 486 based, but either way I suspect the answer is "yes". IIRC, > > > Knights Corner, a.k.a. Larrabee, also had funkiness around SMM and that > > > was based on P54C, though I'm struggling to recall exactly what the > > > Larrabee weirdness was. > > > > Aha! Found an ancient comment that explicitly states P5 does not block > > NMI/SMI in the STI shadow, while P6 does block NMI/SMI. > > Ok, so the STI shadow really wouldn't be reliable on those machines. Scary. > > Of course, the good news is that hopefully nobody has them any more, > and if they do, they presumably don't use fancy NMI profiling etc, so > any actual NMI's are probably relegated purely to largely rare and > effectively fatal errors anyway (ie memory parity errors). We do have KNC perf support, if that chip has 'issues'... Outside of that, we only do perf from P6 onwards. With P4 support being in dubious shape, because it's massively weird and 'nobody' still has those machines.
