On Wed, 26 Mar 2008, Paul Mackerras wrote: > > So the improvement in the user time is almost all due to the reduced > TLB misses (as one would expect). For the system time, using 64k > pages in the VM reduces it by about 21%, and using 64k hardware pages > reduces it by another 30%. So the reduction in kernel overhead is > significant but not as large as the impact of reducing TLB misses. I realize that getting the POWER people to accept that they have been total morons when it comes to VM for the last three decades is hard, but somebody in the POWER hardware design camp should (a) be told and (b) be really ashamed of themselves. Is this a POWER6 or what? Becasue 21% overhead from TLB handling on something like gcc shows that some piece of hardware is absolute crap. May I suggest people inside IBM try to fix this some day, and in the meantime people outside should probably continue to buy Intel/AMD CPU's until the others can get their act together. Linus -- To unsubscribe from this list: send the line "unsubscribe linux-ia64" in the body of a message to majordomo@xxxxxxxxxxxxxxx More majordomo info at http://vger.kernel.org/majordomo-info.html
|