Re: Patch [2/2] relax per-cpu TLB requirement to DTC

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

 



On Fri, 13 Oct 2006, Chen, Kenneth W wrote:

> -	andcm r18=0x10,r18	// bit 4=~address-bit(61)
> +(p10)	sub r19=r19,r26
> +(p10)	mov cr.itir=r25
>  	cmp.ne p8,p0=r0,r23

This look somewhat familiar. Any chance that you could merge my mods to 
the alt_dtlb_miss handler? Both have to modify ITIR. 

Also there may be a conflict since we both use high address bits?
-
To unsubscribe from this list: send the line "unsubscribe linux-ia64" in
the body of a message to majordomo@xxxxxxxxxxxxxxx
More majordomo info at  http://vger.kernel.org/majordomo-info.html

[Index of Archives]     [Linux Kernel]     [Sparc Linux]     [DCCP]     [Linux ARM]     [Yosemite News]     [Linux SCSI]     [Linux x86_64]     [Linux for Ham Radio]

  Powered by Linux