Hi Lucas, Lucas Tanure <tanure@xxxxxxxxx> writes: > The default duty cycle of 33% is less than the required > by the I2C specs for the LOW period of the SCL clock. > > So, for 100Khz or less, use 50%H/50%L duty cycle, and > for the clock above 100Khz, use 40%H/60%L duty cycle. > That ensures the low period of SCL is always more than > the minimum required by the specs at any given frequency. Thanks for the fixes! This is going to affect all SoCs, so ould you please summarize how your changes were tested, and on which SoCs & boards? Thanks, Kevin
