Re: [PATCH v5 0/3] Support multiplexed main SMBus interface on SB800

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

 



Hi Jean,

> One thing that bothers me is that pins for SMBus ports may be shared
> with other functions. The "AMD SB810/850 Southbridge Databook" document
> shows that all SMBus ports are shared with at least GPIOs and port 4
> also with PS/2 function. Unfortunately I can't find any document
> explaining how to check which function is assigned to each pin.

Well it is quite easy, you need to check IOMUX register for specific pin.

The base address "AcpiMMioAddr" is defined in PM_reg x24, with the default base
address at "FED8_0000"

See 2.3.7 IoMux Registers

PS2_CLK/SCL4/ GPIO188

The function 0 is PS2_CLIK function1 is SCL4 and GPIO188 is fun2, so all you
need is to check it at "AcpiMMioAddr" + 0xd00 + 188 (8 bit register)
bits 1:0 encode it. 00 - function 0 etc...

Btw similar functionality is also on later SBs of AMD, I have an hudson system,
so we can add the support for it later, when SB800 is done. I think it follows
same patern, maybe the GPIOs will be different.

Thanks
Rudolf


--
To unsubscribe from this list: send the line "unsubscribe linux-i2c" in
the body of a message to majordomo@xxxxxxxxxxxxxxx
More majordomo info at  http://vger.kernel.org/majordomo-info.html



[Index of Archives]     [Linux GPIO]     [Linux SPI]     [Linux Hardward Monitoring]     [LM Sensors]     [Linux USB Devel]     [Linux Media]     [Video for Linux]     [Linux Audio Users]     [Yosemite News]     [Linux Kernel]     [Linux SCSI]

  Powered by Linux