Previous PL1 power limit implementation assumed that the PL1 limit is
always enabled in HW. However we now find this not to be the case on ATSM
where the PL1 limit is disabled at power up. This requires changes in the
previous PL1 limit implementation.
Submitting 3 patches for easier review but patches can be squashed if
needed.
Ashutosh Dixit (3):
drm/i915/hwmon: Replace hwm_field_scale_and_write with
hwm_power_max_write
drm/i915/hwmon: Enable PL1 limit when writing limit value to HW
drm/i915/hwmon: Expose power1_max_enable
.../ABI/testing/sysfs-driver-intel-i915-hwmon | 7 ++
drivers/gpu/drm/i915/i915_hwmon.c | 85 +++++++++++++------
2 files changed, 68 insertions(+), 24 deletions(-)
--
2.38.0
