On Wed, Dec 07, 2022 at 10:09:35PM +0100, Linus Walleij wrote: > On Wed, Dec 7, 2022 at 5:36 PM larry.lai <larry.lai@xxxxxxxxxxxxxxx> wrote: > > > The UP board <http://www.upboard.com> is the computer board for > > Professional Makers and Industrial Applications. We want to upstream > > the UP board 40-pin GP-bus Kernel driver for giving the users better > > experience on the software release. (not just download from UP board > > github) > > > > These patches are generated from the Linux kernel mainline tag v6.0. > > Why are these patches tagged RFC now? Weird. I can easily tell you, this code is no go, too many problematic places. -- With Best Regards, Andy Shevchenko
Re: [RFC 0/3] Add support control UP board CPLD/FPGA pin control
[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
- Subject: Re: [RFC 0/3] Add support control UP board CPLD/FPGA pin control
- From: Andy Shevchenko <andriy.shevchenko@xxxxxxxxxxxxxxx>
- Date: Wed, 7 Dec 2022 23:33:11 +0200
- In-reply-to: <CACRpkdYk=dN8P9X=t0JhRuSVormm5fTeAT1Zwy98Q+F0XFTEpQ@mail.gmail.com>
- Organization: Intel Finland Oy - BIC 0357606-4 - Westendinkatu 7, 02160 Espoo
- References: <20221207163359.26564-1-larry.lai@yunjingtech.com> <CACRpkdYk=dN8P9X=t0JhRuSVormm5fTeAT1Zwy98Q+F0XFTEpQ@mail.gmail.com>
- References:
- [RFC 0/3] Add support control UP board CPLD/FPGA pin control
- From: larry.lai
- Re: [RFC 0/3] Add support control UP board CPLD/FPGA pin control
- From: Linus Walleij
- [RFC 0/3] Add support control UP board CPLD/FPGA pin control
- Prev by Date: Re: [RFC 2/3] pinctrl: Add support pin control for UP board CPLD/FPGA
- Next by Date: Re: [RFC 0/3] Add support control UP board CPLD/FPGA pin control
- Previous by thread: Re: [RFC 0/3] Add support control UP board CPLD/FPGA pin control
- Next by thread: Re: [RFC 0/3] Add support control UP board CPLD/FPGA pin control
- Index(es):
 |