On Thu, Dec 17, 2020 at 3:50 AM Billy Tsai <billy_tsai@xxxxxxxxxxxxxx> wrote: > The SCU offset for signal PWM8 in group PWM8G0 is wrong, fix it from > SCU414 to SCU4B4. > > Signed-off-by: Billy Tsai <billy_tsai@xxxxxxxxxxxxxx> Patch applied for fixes. Yours, Linus Walleij
Re: [PATCH v3] driver: aspeed: g6: Fix PWMG0 pinctrl setting
[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
- Subject: Re: [PATCH v3] driver: aspeed: g6: Fix PWMG0 pinctrl setting
- From: Linus Walleij <linus.walleij@xxxxxxxxxx>
- Date: Mon, 4 Jan 2021 16:03:02 +0100
- In-reply-to: <20201217024912.3198-1-billy_tsai@aspeedtech.com>
- References: <1e823780-b1ef-42dd-bb60-321b4d482d31@www.fastmail.com> <20201217024912.3198-1-billy_tsai@aspeedtech.com>
- References:
- Re: [PATCH v2] driver: aspeed: g6: Fix PWMG0 pinctrl setting
- From: Andrew Jeffery
- [PATCH v3] driver: aspeed: g6: Fix PWMG0 pinctrl setting
- From: Billy Tsai
- Re: [PATCH v2] driver: aspeed: g6: Fix PWMG0 pinctrl setting
- Prev by Date: Re: [PATCH 1/7] selftests: gpio: rework and simplify test implementation
- Next by Date: Re: [PATCH 1/7] selftests: gpio: rework and simplify test implementation
- Previous by thread: Re: [PATCH v3] driver: aspeed: g6: Fix PWMG0 pinctrl setting
- Next by thread: [PATCH v5 0/4] gpio: visconti: Add Toshiba Visconti GPIO support
- Index(es):
 |