On Tue, Dec 8, 2020 at 3:06 PM Yash Shah <yash.shah@xxxxxxxxxx> wrote:
>
> Add new compatible strings in cpus.yaml to support the E71 and U74 CPU
> cores ("harts") that are present on FU740-C000 SoC.
>
> Signed-off-by: Yash Shah <yash.shah@xxxxxxxxxx>
> ---
> Documentation/devicetree/bindings/riscv/cpus.yaml | 6 ++++++
> 1 file changed, 6 insertions(+)
>
Reviewed-by: Bin Meng <bin.meng@xxxxxxxxxxxxx>
Re: [PATCH v2 1/9] dt-bindings: riscv: Update DT binding docs to support SiFive FU740 SoC
[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
- Subject: Re: [PATCH v2 1/9] dt-bindings: riscv: Update DT binding docs to support SiFive FU740 SoC
- From: Bin Meng <bmeng.cn@xxxxxxxxx>
- Date: Thu, 10 Dec 2020 21:34:37 +0800
- In-reply-to: <1607403341-57214-2-git-send-email-yash.shah@sifive.com>
- References: <1607403341-57214-1-git-send-email-yash.shah@sifive.com> <1607403341-57214-2-git-send-email-yash.shah@sifive.com>
- References:
- Prev by Date: Re: [PATCH v2 7/9] riscv: dts: add initial support for the SiFive FU740-C000 SoC
- Next by Date: Re: [PATCH v7 00/22] RISC-V Kendryte K210 support improvements
- Previous by thread: Re: [PATCH v2 1/9] dt-bindings: riscv: Update DT binding docs to support SiFive FU740 SoC
- Next by thread: [PATCH v2 6/9] dt-bindings: i2c: Update DT binding docs to support SiFive FU740 SoC
- Index(es):
 |