On Sat, Oct 10, 2020 at 9:25 PM Paul Cercueil <paul@xxxxxxxxxxxxxxx> wrote:
> The values for the SSI pins on GPIO chips D and E were off by 0x20.
>
> Fixes: d3ef8c6b2286 ("pinctrl: Ingenic: Add SSI pins support for JZ4770 and JZ4780.")
> Signed-off-by: Paul Cercueil <paul@xxxxxxxxxxxxxxx>
> Reported-by: Artur Rojek <contact@xxxxxxxxxxxxxx>
Patch applied for fixes. Thanks!
Yours,
Linus Walleij
Re: [PATCH] pinctrl: ingenic: Fix invalid SSI pins
[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
- Subject: Re: [PATCH] pinctrl: ingenic: Fix invalid SSI pins
- From: Linus Walleij <linus.walleij@xxxxxxxxxx>
- Date: Mon, 19 Oct 2020 15:48:27 +0200
- In-reply-to: <20201010192509.9098-1-paul@crapouillou.net>
- References: <CACRpkda1B3LcGWc1PhXNgi-6JxapiKY4F_94c6dk4eBLgVGBJg@mail.gmail.com> <20201010192509.9098-1-paul@crapouillou.net>
- References:
- Re: [PATCH v4 0/3] pinctrl: Ingenic: Add support for SSI and I2S pins.
- From: Linus Walleij
- [PATCH] pinctrl: ingenic: Fix invalid SSI pins
- From: Paul Cercueil
- Re: [PATCH v4 0/3] pinctrl: Ingenic: Add support for SSI and I2S pins.
- Prev by Date: [PATCH] gpio: stmpe: Fix forgotten refactoring
- Next by Date: Re: [PATCH] gpio: Retire the explicit gpio irqchip code
- Previous by thread: Re: [PATCH] pinctrl: ingenic: Fix invalid SSI pins
- Next by thread: [PATCH v2] pinctrl: sh-pfc: r8a7790: Add VIN1-B and VIN2-G pins, groups and functions
- Index(es):
 |