On Tue, Sep 29, 2020 at 02:03:04PM +0300, Andy Shevchenko wrote:
> It appears that almost traditionally the H variants have some deviations
> in the register offsets in comparison to LP ones. This is the case for
> Intel Tiger Lake as well. Fix register offsets for TGL-H variant.
>
> Fixes: 653d96455e1e ("pinctrl: tigerlake: Add support for Tiger Lake-H")
> Reported-by: Pierre-Louis Bossart <pierre-louis.bossart@xxxxxxxxxxxxxxx>
> Signed-off-by: Andy Shevchenko <andriy.shevchenko@xxxxxxxxxxxxxxx>
Acked-by: Mika Westerberg <mika.westerberg@xxxxxxxxxxxxxxx>
Re: [PATCH v1 1/3] pinctrl: tigerlake: Fix register offsets for TGL-H variant
[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
- Subject: Re: [PATCH v1 1/3] pinctrl: tigerlake: Fix register offsets for TGL-H variant
- From: Mika Westerberg <mika.westerberg@xxxxxxxxxxxxxxx>
- Date: Wed, 30 Sep 2020 09:37:20 +0300
- In-reply-to: <20200929110306.40852-1-andriy.shevchenko@linux.intel.com>
- Ironport-sdr: gmkOz/AFk9cH03CvbcPifEehIJwnPQ0137ch5JHOGQwzXOiWHEUYSvyZc5lKT/NOizIZU0/K5R njlut8jck0Cw==
- Ironport-sdr: Nrzq853xbzGQ+XRciNmd4bjZi/tdvIb0jSB9L4nLMeOWFGUtexOEh5igF2y1LAGZpboB3wqhft LoT9SpJYYiFw==
- Organization: Intel Finland Oy - BIC 0357606-4 - Westendinkatu 7, 02160 Espoo
- References: <20200929110306.40852-1-andriy.shevchenko@linux.intel.com>
- References:
- [PATCH v1 1/3] pinctrl: tigerlake: Fix register offsets for TGL-H variant
- From: Andy Shevchenko
- [PATCH v1 1/3] pinctrl: tigerlake: Fix register offsets for TGL-H variant
- Prev by Date: Re: [PATCH] pinctrl: single: check if #pinctrl-cells exceeds 3
- Next by Date: Re: [PATCH v1 2/3] pinctrl: cannonlake: Modify COMMUNITY macros to be consistent
- Previous by thread: Re: [PATCH v1 1/3] pinctrl: tigerlake: Fix register offsets for TGL-H variant
- Next by thread: How to use an ACPI declared GPIO in a userspace ...
- Index(es):
 |