On Mon, Oct 21, 2019 at 03:53:29PM +0300, Andy Shevchenko wrote:
> +static const struct intel_pingroup tgllp_community0_groups[] = {
> + /* PLACE HOLDER */
> +};
> +
> +static const struct intel_function tgllp_community0_functions[] = {
> + /* PLACE HOLDER */
> +};
Can you please drop all these?
Re: [PATCH v1] pinctrl: intel: Add Intel Tiger Lake pin controller support
[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
- Subject: Re: [PATCH v1] pinctrl: intel: Add Intel Tiger Lake pin controller support
- From: Mika Westerberg <mika.westerberg@xxxxxxxxxxxxxxx>
- Date: Mon, 21 Oct 2019 17:22:46 +0300
- In-reply-to: <20191021125329.29646-1-andriy.shevchenko@linux.intel.com>
- Organization: Intel Finland Oy - BIC 0357606-4 - Westendinkatu 7, 02160 Espoo
- References: <20191021125329.29646-1-andriy.shevchenko@linux.intel.com>
- User-agent: Mutt/1.12.1 (2019-06-15)
- Follow-Ups:
- Re: [PATCH v1] pinctrl: intel: Add Intel Tiger Lake pin controller support
- From: Andy Shevchenko
- Re: [PATCH v1] pinctrl: intel: Add Intel Tiger Lake pin controller support
- References:
- [PATCH v1] pinctrl: intel: Add Intel Tiger Lake pin controller support
- From: Andy Shevchenko
- [PATCH v1] pinctrl: intel: Add Intel Tiger Lake pin controller support
- Prev by Date: [PATCH] pinctrl: qcom: sc7180: Add missing tile info in SDC_QDSD_PINGROUP/UFS_RESET
- Next by Date: What should be the value of ngpio field for multiplexed GPIO Pins
- Previous by thread: [PATCH v1] pinctrl: intel: Add Intel Tiger Lake pin controller support
- Next by thread: Re: [PATCH v1] pinctrl: intel: Add Intel Tiger Lake pin controller support
- Index(es):
 |