On Thu, Dec 13, 2018 at 07:27:03PM +0100, Geert Uytterhoeven wrote:
> The Peripheral Function Select Register 11 contains 3 reserved bits and
> 15 variable-width fields, but the variable field descriptor does not
> contain the 3-bit field IP11[25:23].
>
> Fixes: 856cb4bb337ee504 ("sh: Add support pinmux for SH7734")
> Signed-off-by: Geert Uytterhoeven <geert+renesas@xxxxxxxxx>
Reviewed-by: Simon Horman <horms+renesas@xxxxxxxxxxxx>
Re: [PATCH 04/15] pinctrl: sh-pfc: sh7734: Add missing IPSR11 field
[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
- Subject: Re: [PATCH 04/15] pinctrl: sh-pfc: sh7734: Add missing IPSR11 field
- From: Simon Horman <horms@xxxxxxxxxxxx>
- Date: Mon, 17 Dec 2018 15:03:55 +0100
- In-reply-to: <20181213182714.26094-5-geert+renesas@glider.be>
- Organisation: Horms Solutions BV
- References: <20181213182714.26094-1-geert+renesas@glider.be> <20181213182714.26094-5-geert+renesas@glider.be>
- User-agent: NeoMutt/20170113 (1.7.2)
- References:
- [PATCH 00/15] pinctrl: sh-pfc: Fix config register descriptions
- From: Geert Uytterhoeven
- [PATCH 04/15] pinctrl: sh-pfc: sh7734: Add missing IPSR11 field
- From: Geert Uytterhoeven
- [PATCH 00/15] pinctrl: sh-pfc: Fix config register descriptions
- Prev by Date: Re: [PATCH 1/2] irq/irq_sim: provide irq_sim_fire_edge()
- Next by Date: Re: [PATCH 06/15] pinctrl: sh-pfc: r8a77995: Remove bogus SEL_PWM[0-3]_3 configurations
- Previous by thread: [PATCH 04/15] pinctrl: sh-pfc: sh7734: Add missing IPSR11 field
- Next by thread: [PATCH 06/15] pinctrl: sh-pfc: r8a77995: Remove bogus SEL_PWM[0-3]_3 configurations
- Index(es):
 |