On Thu, Oct 04, 2018 at 06:33:19PM +0300, Andy Shevchenko wrote: > Intel Gemini Lake provides vGPIO pins which are now missed from the list. > Add them here. I don't think we should expose these unless there is some real reason to do so. These pins are pretty much internal to the SoC in Gemini Lake.
Re: [PATCH v1 2/4] pinctrl: geminilake: Add vGPIO pins
[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
- Subject: Re: [PATCH v1 2/4] pinctrl: geminilake: Add vGPIO pins
- From: Mika Westerberg <mika.westerberg@xxxxxxxxxxxxxxx>
- Date: Mon, 8 Oct 2018 11:42:43 +0300
- In-reply-to: <20181004153321.34757-2-andriy.shevchenko@linux.intel.com>
- Organization: Intel Finland Oy - BIC 0357606-4 - Westendinkatu 7, 02160 Espoo
- References: <20181004153321.34757-1-andriy.shevchenko@linux.intel.com> <20181004153321.34757-2-andriy.shevchenko@linux.intel.com>
- User-agent: Mutt/1.10.1 (2018-07-13)
- References:
- [PATCH v1 1/4] pinctrl: geminilake: Update pin list for B0 stepping
- From: Andy Shevchenko
- [PATCH v1 2/4] pinctrl: geminilake: Add vGPIO pins
- From: Andy Shevchenko
- [PATCH v1 1/4] pinctrl: geminilake: Update pin list for B0 stepping
- Prev by Date: Re: [PATCH v1 4/4] pinctrl: geminilake: Sort register offsets by value
- Next by Date: [PATCH v3 0/6] Add uSD and eMMC to iwg23s
- Previous by thread: [PATCH v1 2/4] pinctrl: geminilake: Add vGPIO pins
- Next by thread: Re: [PATCH v1 2/4] pinctrl: geminilake: Add vGPIO pins
- Index(es):
 |