Re: [PATCH v2 2/2] pinctrl: meson: meson8b: rename the NAND DQS pin definitions

[Kevin Hilman <khilman@xxxxxxxxxxxx>]

Martin Blumenstingl <martin.blumenstingl@xxxxxxxxxxxxxx> writes:

> The NAND DQS pins are currently named nand_dqs_0 and nand_dqs_1.
> However, they both seem to have the same function, just exposed on
> different pins (unlike the ethernet TX pins for example, where there's
> eth_txd0..3 - all of these can be active at the same time as they are
> different data lines).
> Rename the NAND DQS pins to nand_dqs_15 and nand_dqs_18 to reflect that
> it's the same functionality just exposed on different pins (BOOT_15 and
> BOOT_18).
>
> Signed-off-by: Martin Blumenstingl <martin.blumenstingl@xxxxxxxxxxxxxx>

Since we don't yet have any users of these pins, LGTM.

Acked-by: Kevin Hilman <khilman@xxxxxxxxxxxx>

--
To unsubscribe from this list: send the line "unsubscribe linux-gpio" in
the body of a message to majordomo@xxxxxxxxxxxxxxx
More majordomo info at  http://vger.kernel.org/majordomo-info.html