On Tue, Sep 27, 2016 at 4:50 PM, Andrew Jeffery <andrew@xxxxxxxx> wrote: > This prevented C20 from successfully being muxed as GPIO. > > Fixes: 56e57cb6c07f (pinctrl: Add pinctrl-aspeed-g5 driver) > Signed-off-by: Andrew Jeffery <andrew@xxxxxxxx> Patch applied for fixes. Yours, Linus Walleij -- To unsubscribe from this list: send the line "unsubscribe linux-gpio" in the body of a message to majordomo@xxxxxxxxxxxxxxx More majordomo info at http://vger.kernel.org/majordomo-info.html
Re: [PATCH 3/8] pinctrl: aspeed-g5: Fix GPIOE1 typo
[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
- Subject: Re: [PATCH 3/8] pinctrl: aspeed-g5: Fix GPIOE1 typo
- From: Linus Walleij <linus.walleij@xxxxxxxxxx>
- Date: Mon, 10 Oct 2016 09:57:29 +0200
- In-reply-to: <9364de84d3be30a5349298e219ca827d176d7ba8.1474986045.git-series.andrew@aj.id.au>
- References: <cover.115463f791b69859c5ce9dafd61a5755ea039f4b.1474986045.git-series.andrew@aj.id.au> <9364de84d3be30a5349298e219ca827d176d7ba8.1474986045.git-series.andrew@aj.id.au>
- References:
- [PATCH 0/8] pinctrl: aspeed: Fixes for core and g5, implement remaining pins
- From: Andrew Jeffery
- [PATCH 3/8] pinctrl: aspeed-g5: Fix GPIOE1 typo
- From: Andrew Jeffery
- [PATCH 0/8] pinctrl: aspeed: Fixes for core and g5, implement remaining pins
- Prev by Date: Re: [PATCH 2/8] pinctrl: aspeed-g5: Fix names of GPID2 pins
- Next by Date: Re: [PATCH 4/8] pinctrl: aspeed-g5: Fix pin association of SPI1 function
- Previous by thread: Re: [PATCH 3/8] pinctrl: aspeed-g5: Fix GPIOE1 typo
- Next by thread: Re: [PATCH 0/8] pinctrl: aspeed: Fixes for core and g5, implement remaining pins
- Index(es):
 |