On Wed, Jun 22, 2016 at 02:17:19PM +0300, Cristina Ciocan wrote: > Fix plt clock 3, 4 and 5 pins, which were not in the proper order. > > Signed-off-by: Cristina Ciocan <cristina.ciocan@xxxxxxxxx> Acked-by: Mika Westerberg <mika.westerberg@xxxxxxxxxxxxxxx> -- To unsubscribe from this list: send the line "unsubscribe linux-gpio" in the body of a message to majordomo@xxxxxxxxxxxxxxx More majordomo info at http://vger.kernel.org/majordomo-info.html
Re: [PATCH] pinctrl: baytrail: Fix mingled clock pins
[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
- Subject: Re: [PATCH] pinctrl: baytrail: Fix mingled clock pins
- From: Mika Westerberg <mika.westerberg@xxxxxxxxxxxxxxx>
- Date: Wed, 22 Jun 2016 18:33:13 +0300
- In-reply-to: <1466594239-10988-1-git-send-email-cristina.ciocan@intel.com>
- Organization: Intel Finland Oy - BIC 0357606-4 - Westendinkatu 7, 02160 Espoo
- References: <1466594239-10988-1-git-send-email-cristina.ciocan@intel.com>
- User-agent: Mutt/1.6.1 (2016-04-27)
- References:
- [PATCH] pinctrl: baytrail: Fix mingled clock pins
- From: Cristina Ciocan
- [PATCH] pinctrl: baytrail: Fix mingled clock pins
- Prev by Date: [PATCH] gpio: convince line to become input in irq helper
- Next by Date: Re: [PATCH v2 1/1] pinctrl: intel: Add Intel Merrifield pin controller support
- Previous by thread: [PATCH] pinctrl: baytrail: Fix mingled clock pins
- Next by thread: Re: [PATCH] pinctrl: baytrail: Fix mingled clock pins
- Index(es):
 |