On Wed, Nov 06, 2024 at 10:18:16AM +0200, Claudiu wrote:
> From: Claudiu Beznea <claudiu.beznea.uj@xxxxxxxxxxxxxx>
>
> The SSI IP variant present on the Renesas RZ/G3S SoC is similar to the
> one found on the Renesas RZ/G2{UL, L, LC} SoCs. Add documentation for
> it.
>
> Signed-off-by: Claudiu Beznea <claudiu.beznea.uj@xxxxxxxxxxxxxx>
Acked-by: Krzysztof Kozlowski <krzysztof.kozlowski@xxxxxxxxxx>
Best regards,
Krzysztof
Re: [PATCH 21/31] ASoC: dt-bindings: renesas,rz-ssi: Document the Renesas RZ/G3S SoC
[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
- Subject: Re: [PATCH 21/31] ASoC: dt-bindings: renesas,rz-ssi: Document the Renesas RZ/G3S SoC
- From: Krzysztof Kozlowski <krzk@xxxxxxxxxx>
- Date: Thu, 7 Nov 2024 11:51:18 +0100
- In-reply-to: <20241106081826.1211088-22-claudiu.beznea.uj@bp.renesas.com>
- References: <20241106081826.1211088-1-claudiu.beznea.uj@bp.renesas.com> <20241106081826.1211088-22-claudiu.beznea.uj@bp.renesas.com>
- References:
- Prev by Date: Re: [PATCH 03/31] dt-bindings: clock: versaclock3: Document 5L35023 Versa3 clock generator
- Next by Date: Re: [PATCH 1/2] Documentation: dt-bindings: Fix repeated words
- Previous by thread: [PATCH 21/31] ASoC: dt-bindings: renesas,rz-ssi: Document the Renesas RZ/G3S SoC
- Next by thread: [PATCH 22/31] ASoC: da7213: Populate max_register to regmap_config
- Index(es):
 |