On Mon, May 26, 2014 at 10:58:14PM +0200, Sebastian Andrzej Siewior wrote: > Right new have one irq chip running always in level mode. It would nicer > to have two irq chips where one is handling level type interrupts and > the other one is doing edge interrupts. So we can have at runtime two users > where one is using edge and the other level. > > Acked-by: Alan Tull <delicious.quinoa@xxxxxxxxx> > Signed-off-by: Sebastian Andrzej Siewior <bigeasy@xxxxxxxxxxxxx> Acked-by: Jamie Iles <jamie@xxxxxxxxxxxxx> -- To unsubscribe from this list: send the line "unsubscribe linux-gpio" in the body of a message to majordomo@xxxxxxxxxxxxxxx More majordomo info at http://vger.kernel.org/majordomo-info.html
Re: [PATCH v3] gpio: dwapb: use a second irq chip
[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
- Subject: Re: [PATCH v3] gpio: dwapb: use a second irq chip
- From: Jamie Iles <jamie@xxxxxxxxxxxxx>
- Date: Tue, 27 May 2014 10:55:08 +0100
- In-reply-to: <1401137894-6096-1-git-send-email-bigeasy@linutronix.de>
- User-agent: Mutt/1.5.23 (2014-03-12)
- References:
- Re: [PATCH 6/7 v2] gpio: dwapb: use a second irq chip
- From: Linus Walleij
- [PATCH v3] gpio: dwapb: use a second irq chip
- From: Sebastian Andrzej Siewior
- Re: [PATCH 6/7 v2] gpio: dwapb: use a second irq chip
- Prev by Date: Re: [PATCH v2] gpio: Add support for Intel SoC PMIC (Crystal Cove)
- Next by Date: [PATCH 1/2][v3] gpiolib: allow simultaneous setting of multiple GPIO outputs
- Previous by thread: [PATCH v3] gpio: dwapb: use a second irq chip
- Next by thread: Re: [PATCH v3] gpio: dwapb: use a second irq chip
- Index(es):
 |