Re: [PATCH] imx-drm: ipuv3-crtc: Invert IPU DI0 clock polarity

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

 



On Tue, Oct 29, 2013 at 07:42:22PM -0200, Fabio Estevam wrote:
> From: Fabio Estevam <fabio.estevam@xxxxxxxxxxxxx>
> 
> sig_cfg.clk_pol controls the 'di0_polarity_disp_clk' bit of register
> IPUx_DI0_GENERAL through the following code in imx-drm/ipu-v3/ipu-di.c:
> 
> 	if (!sig->clk_pol)
> 		di_gen |= DI_GEN_POLARITY_DISP_CLK;
> 
> With 'di0_polarity_disp_clk' bit set we do not have stable HDMI output on 
> mx6solo: contours of pictures look jittery and the white colour does not
> appear really white.
> 
> Russell King initially reported this problem at:
> http://www.spinics.net/lists/arm-kernel/msg279805.html

There's slightly more to this than that mail, and I have to raise the
issue about whether this is the correct fix or not.  See:

http://www.spinics.net/lists/arm-kernel/msg279902.html
_______________________________________________
devel mailing list
devel@xxxxxxxxxxxxxxxxxxxxxx
http://driverdev.linuxdriverproject.org/mailman/listinfo/driverdev-devel




[Index of Archives]     [Linux Driver Backports]     [DMA Engine]     [Linux GPIO]     [Linux SPI]     [Video for Linux]     [Linux USB Devel]     [Linux Coverity]     [Linux Audio Users]     [Linux Kernel]     [Linux SCSI]     [Yosemite Backpacking]
  Powered by Linux