Hi Borislav, On 03/02/2014 03:32 PM, Punnaiah Choudary Kalluri wrote: > Add support for ARM Pl310 L2 cache controller parity error > > Signed-off-by: Punnaiah Choudary Kalluri <punnaia@xxxxxxxxxx> > --- > .../devicetree/bindings/edac/pl310_edac_l2.txt | 19 ++ > drivers/edac/Kconfig | 7 + > drivers/edac/Makefile | 1 + > drivers/edac/pl310_edac_l2.c | 236 ++++++++++++++++++++ > 4 files changed, 263 insertions(+), 0 deletions(-) > create mode 100644 Documentation/devicetree/bindings/edac/pl310_edac_l2.txt > create mode 100644 drivers/edac/pl310_edac_l2.c Any comment about this driver? Thanks, Michal -- Michal Simek, Ing. (M.Eng), OpenPGP -> KeyID: FE3D1F91 w: www.monstr.eu p: +42-0-721842854 Maintainer of Linux kernel - Microblaze cpu - http://www.monstr.eu/fdt/ Maintainer of Linux kernel - Xilinx Zynq ARM architecture Microblaze U-BOOT custodian and responsible for u-boot arm zynq platform
Attachment:
signature.asc
Description: OpenPGP digital signature