Re: [PATCH v3 5/8] RISC-V: Replace RISCV_MISALIGNED with RISCV_SCALAR_MISALIGNED

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

To: Jesse Taube <jesse@xxxxxxxxxxxx>
Subject: Re: [PATCH v3 5/8] RISC-V: Replace RISCV_MISALIGNED with RISCV_SCALAR_MISALIGNED
From: Conor Dooley <conor@xxxxxxxxxx>
Date: Wed, 26 Jun 2024 15:39:48 +0100
Cc: linux-riscv@xxxxxxxxxxxxxxxxxxx, Jonathan Corbet <corbet@xxxxxxx>, Paul Walmsley <paul.walmsley@xxxxxxxxxx>, Palmer Dabbelt <palmer@xxxxxxxxxxx>, Albert Ou <aou@xxxxxxxxxxxxxxxxx>, Rob Herring <robh@xxxxxxxxxx>, Krzysztof Kozlowski <krzk+dt@xxxxxxxxxx>, Clément Léger <cleger@xxxxxxxxxxxx>, Evan Green <evan@xxxxxxxxxxxx>, Andrew Jones <ajones@xxxxxxxxxxxxxxxx>, Charlie Jenkins <charlie@xxxxxxxxxxxx>, Xiao Wang <xiao.w.wang@xxxxxxxxx>, Andy Chiu <andy.chiu@xxxxxxxxxx>, Eric Biggers <ebiggers@xxxxxxxxxx>, Greentime Hu <greentime.hu@xxxxxxxxxx>, Björn Töpel <bjorn@xxxxxxxxxxxx>, Heiko Stuebner <heiko@xxxxxxxxx>, Costa Shulyupin <costa.shul@xxxxxxxxxx>, Andrew Morton <akpm@xxxxxxxxxxxxxxxxxxxx>, Baoquan He <bhe@xxxxxxxxxx>, Anup Patel <apatel@xxxxxxxxxxxxxxxx>, Zong Li <zong.li@xxxxxxxxxx>, Sami Tolvanen <samitolvanen@xxxxxxxxxx>, Ben Dooks <ben.dooks@xxxxxxxxxxxxxxx>, Alexandre Ghiti <alexghiti@xxxxxxxxxxxx>, "Gustavo A. R. Silva" <gustavoars@xxxxxxxxxx>, Erick Archer <erick.archer@xxxxxxx>, Joel Granados <j.granados@xxxxxxxxxxx>, linux-doc@xxxxxxxxxxxxxxx, linux-kernel@xxxxxxxxxxxxxxx, devicetree@xxxxxxxxxxxxxxx
In-reply-to: <20240625005001.37901-6-jesse@rivosinc.com>
References: <20240625005001.37901-1-jesse@rivosinc.com> <20240625005001.37901-6-jesse@rivosinc.com>

On Mon, Jun 24, 2024 at 08:49:58PM -0400, Jesse Taube wrote:
> Replace RISCV_MISALIGNED with RISCV_SCALAR_MISALIGNED to allow
> for the addition of RISCV_VECTOR_MISALIGNED in a later patch.
> 
> Signed-off-by: Jesse Taube <jesse@xxxxxxxxxxxx>

Reviewed-by: Conor Dooley <conor.dooley@xxxxxxxxxxxxx>

Attachment: signature.asc
Description: PGP signature

References:
- [PATCH v3 0/8] RISC-V: Detect and report speed of unaligned vector accesses
  - From: Jesse Taube
- [PATCH v3 5/8] RISC-V: Replace RISCV_MISALIGNED with RISCV_SCALAR_MISALIGNED
  - From: Jesse Taube

Prev by Date: Re: [PATCH v3 4/8] RISC-V: Check Zicclsm to set unaligned access speed
Next by Date: Re: [PATCH v3 1/8] RISC-V: Add Zicclsm to cpufeature and hwprobe
Previous by thread: [PATCH v3 5/8] RISC-V: Replace RISCV_MISALIGNED with RISCV_SCALAR_MISALIGNED
Next by thread: [PATCH v3 6/8] RISC-V: Detect unaligned vector accesses supported
Index(es):
- Date
- Thread

[Index of Archives] [Kernel Newbies] [Security] [Netfilter] [Bugtraq] [Linux FS] [Yosemite Forum] [MIPS Linux] [ARM Linux] [Linux Security] [Linux RAID] [Samba] [Video 4 Linux] [Device Mapper] [Linux Resources]