RE: [EXT] Re: [PATCH v7,net-next,04/13] drivers: crypto: add Marvell OcteonTX2 CPT PF driver

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

 



> Subject: [EXT] Re: [PATCH v7,net-next,04/13] drivers: crypto: add Marvell
> OcteonTX2 CPT PF driver
> 
> External Email
> 
> ----------------------------------------------------------------------
> On Mon, 12 Oct 2020 16:27:10 +0530 Srujana Challa wrote:
> > +union otx2_cptx_lf_misc_int {
> > +	u64 u;
> > +	struct otx2_cptx_lf_misc_int_s {
> > +		u64 reserved_0:1;
> > +		u64 nqerr:1;
> > +		u64 irde:1;
> > +		u64 nwrp:1;
> > +		u64 reserved_4:1;
> > +		u64 hwerr:1;
> > +		u64 fault:1;
> > +		u64 reserved_7_63:57;
> > +	} s;
> > +};
> 
> AFAIK bitfields don't jive with endianness, please don't use them.
> The Linux kernel is supposed to work regardless of host CPU endian.
These are hardware specific defines. OcteonTX2 SOC and we don't intend
to support BIG endian.




[Index of Archives]     [Kernel]     [Gnu Classpath]     [Gnu Crypto]     [DM Crypt]     [Netfilter]     [Bugtraq]

  Powered by Linux