Freescale SEC1 and HMAC

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

 



In the Talitos driver, there is a TALITOS_FTR_HMAC_OK flag which is set only for SEC2.1
Is there any reason for that ?

According to the doc, SEC2 and SEC1 all seems to support HMAC.
However I have tried it on SEC1 and it seems that it doesn't work properly when wanting to perform a continuation with several descriptors (which is the case for the last test vector).

And when reading the doc I get confused: the MPC885 Reference Manual describes a CONT bit in MDEU Mode Register to be used for implementing continuation mode. The bits seems to be properly set by the driver, but the result is not the one expected. Then when I looks into the addendum document AN2912 "SEC Lite Descriptor Programmer's Guide", the CONT bit is not included in the mode register, and for the INT bit (which is supposed to be used to initialize for the first packet of a continuation) it is said it must be set to 1 at all time.

Do you know anything about that ?

Christophe
--
To unsubscribe from this list: send the line "unsubscribe linux-crypto" in
the body of a message to majordomo@xxxxxxxxxxxxxxx
More majordomo info at  http://vger.kernel.org/majordomo-info.html




[Index of Archives]     [Kernel]     [Gnu Classpath]     [Gnu Crypto]     [DM Crypt]     [Netfilter]     [Bugtraq]

  Powered by Linux