Re: [PATCH 3/4] arm64: dts: qcom: sc7280: Fixup the cpufreq node

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

To: Sibi Sankar <sibis@xxxxxxxxxxxxxx>, bjorn.andersson@xxxxxxxxxx, mka@xxxxxxxxxxxx, robh+dt@xxxxxxxxxx
Subject: Re: [PATCH 3/4] arm64: dts: qcom: sc7280: Fixup the cpufreq node
From: Stephen Boyd <swboyd@xxxxxxxxxxxx>
Date: Wed, 4 Aug 2021 11:57:20 -0700
Cc: viresh.kumar@xxxxxxxxxx, agross@xxxxxxxxxx, rjw@xxxxxxxxxxxxx, linux-arm-msm@xxxxxxxxxxxxxxx, devicetree@xxxxxxxxxxxxxxx, linux-kernel@xxxxxxxxxxxxxxx, linux-pm@xxxxxxxxxxxxxxx, dianders@xxxxxxxxxxxx, tdas@xxxxxxxxxxxxxx
In-reply-to: <1627581885-32165-4-git-send-email-sibis@codeaurora.org>
References: <1627581885-32165-1-git-send-email-sibis@codeaurora.org> <1627581885-32165-4-git-send-email-sibis@codeaurora.org>
User-agent: alot/0.9.1

Quoting Sibi Sankar (2021-07-29 11:04:44)
> Fixup the register regions used by the cpufreq node on SC7280 SoC to
> support per core L3 DCVS.
>
> Fixes: 7dbd121a2c58 ("arm64: dts: qcom: sc7280: Add cpufreq hw node")
> Signed-off-by: Sibi Sankar <sibis@xxxxxxxxxxxxxx>
> ---

Reviewed-by: Stephen Boyd <swboyd@xxxxxxxxxxxx>

References:
- [PATCH 0/4] Fixup register offsets to support per core L3 DCVS
  - From: Sibi Sankar
- [PATCH 3/4] arm64: dts: qcom: sc7280: Fixup the cpufreq node
  - From: Sibi Sankar

Prev by Date: Re: [PATCH 1/4] dt-bindings: cpufreq: cpufreq-qcom-hw: Add compatible for SM8250/8350
Next by Date: Re: [PATCH 2/4] cpufreq: qcom: Re-arrange register offsets to support per core L3 DCVS
Previous by thread: [PATCH 3/4] arm64: dts: qcom: sc7280: Fixup the cpufreq node
Next by thread: Re: [PATCH 3/4] arm64: dts: qcom: sc7280: Fixup the cpufreq node
Index(es):
- Date
- Thread

[Index of Archives] [Linux ARM Kernel] [Linux ARM] [Linux Omap] [Fedora ARM] [Linux for Sparc] [IETF Annouce] [Security] [Bugtraq] [Linux MIPS] [ECOS] [Asterisk Internet PBX] [Linux API]

Powered by Linux