Re: [PATCH 2/2] PCI: qcom-ep: Mark BAR0/BAR2 as 64bit BARs and BAR1/BAR3 as RESERVED

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

To: Manivannan Sadhasivam <manivannan.sadhasivam@xxxxxxxxxx>
Subject: Re: [PATCH 2/2] PCI: qcom-ep: Mark BAR0/BAR2 as 64bit BARs and BAR1/BAR3 as RESERVED
From: Krzysztof Wilczyński <kw@xxxxxxxxx>
Date: Fri, 21 Feb 2025 00:33:37 +0900
Cc: lpieralisi@xxxxxxxxxx, robh@xxxxxxxxxx, bhelgaas@xxxxxxxxxx, andersson@xxxxxxxxxx, konradybcio@xxxxxxxxxx, krzk+dt@xxxxxxxxxx, conor+dt@xxxxxxxxxx, linux-arm-msm@xxxxxxxxxxxxxxx, linux-pci@xxxxxxxxxxxxxxx, linux-kernel@xxxxxxxxxxxxxxx, devicetree@xxxxxxxxxxxxxxx, stable+noautosel@xxxxxxxxxx, Dmitry Baryshkov <dmitry.baryshkov@xxxxxxxxxx>
In-reply-to: <20241231130224.38206-3-manivannan.sadhasivam@linaro.org>
References: <20241231130224.38206-1-manivannan.sadhasivam@linaro.org> <20241231130224.38206-3-manivannan.sadhasivam@linaro.org>

Hello,

> On all Qcom endpoint SoCs, BAR0/BAR2 are 64bit BARs by default and software
> cannot change the type. So mark the those BARs as 64bit BARs and also mark
> the successive BAR1/BAR3 as RESERVED BARs so that the EPF drivers cannot
> use them.

Applied to controller/qcom, thank you!

	Krzysztof

References:
- [PATCH 0/2] PCI: qcom-ep: BAR fixes
  - From: Manivannan Sadhasivam
- [PATCH 2/2] PCI: qcom-ep: Mark BAR0/BAR2 as 64bit BARs and BAR1/BAR3 as RESERVED
  - From: Manivannan Sadhasivam

Prev by Date: Re: [PATCH v4 4/4] media: venus: hfi: add a check to handle OOB in sfr region
Next by Date: Re: [PATCH v4 2/4] media: venus: hfi_parser: refactor hfi packet parsing logic
Previous by thread: [PATCH 2/2] PCI: qcom-ep: Mark BAR0/BAR2 as 64bit BARs and BAR1/BAR3 as RESERVED
Next by thread: Re: (subset) [PATCH 0/2] PCI: qcom-ep: BAR fixes
Index(es):
- Date
- Thread

[Index of Archives] [Linux ARM Kernel] [Linux ARM] [Linux Omap] [Fedora ARM] [Linux for Sparc] [IETF Annouce] [Security] [Bugtraq] [Linux MIPS] [ECOS] [Asterisk Internet PBX] [Linux API]