Re: [PATCH v5 1/2] arm64: dts: qcom: qcs615: add SDHC1 and SDHC2

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

To: Yuanjie Yang <quic_yuanjiey@xxxxxxxxxxx>, ulf.hansson@xxxxxxxxxx, robh@xxxxxxxxxx, krzk+dt@xxxxxxxxxx, conor+dt@xxxxxxxxxx, bhupesh.sharma@xxxxxxxxxx, andersson@xxxxxxxxxx, konradybcio@xxxxxxxxxx
Subject: Re: [PATCH v5 1/2] arm64: dts: qcom: qcs615: add SDHC1 and SDHC2
From: Konrad Dybcio <konrad.dybcio@xxxxxxxxxxxxxxxx>
Date: Thu, 19 Dec 2024 21:53:45 +0100
Cc: linux-mmc@xxxxxxxxxxxxxxx, devicetree@xxxxxxxxxxxxxxx, linux-kernel@xxxxxxxxxxxxxxx, linux-arm-msm@xxxxxxxxxxxxxxx, quic_tingweiz@xxxxxxxxxxx
In-reply-to: <20241217101017.2933587-2-quic_yuanjiey@quicinc.com>
References: <20241217101017.2933587-1-quic_yuanjiey@quicinc.com> <20241217101017.2933587-2-quic_yuanjiey@quicinc.com>
User-agent: Mozilla Thunderbird

On 17.12.2024 11:10 AM, Yuanjie Yang wrote:
> Add SDHC1 and SDHC2 support to the QCS615 Ride platform.
> 
> Signed-off-by: Yuanjie Yang <quic_yuanjiey@xxxxxxxxxxx>
> ---

Reviewed-by: Konrad Dybcio <konrad.dybcio@xxxxxxxxxxxxxxxx>

Konrad

References:
- [PATCH v5 0/2] Enable SDHC1 and SDHC2 on QCS615
  - From: Yuanjie Yang
- [PATCH v5 1/2] arm64: dts: qcom: qcs615: add SDHC1 and SDHC2
  - From: Yuanjie Yang

Prev by Date: Re: [PATCH v3 2/2] arm64: dts: qcom: qcs615-ride: Enable secondary USB controller on QCS615 Ride
Next by Date: [PATCH v3 0/3] arm64: errata: Rework Spectre BHB mitigations to not assume "safe"
Previous by thread: [PATCH v5 1/2] arm64: dts: qcom: qcs615: add SDHC1 and SDHC2
Next by thread: [PATCH v5 2/2] arm64: dts: qcom: qcs615-ride: enable SDHC1 and SDHC2
Index(es):
- Date
- Thread

[Index of Archives] [Linux ARM Kernel] [Linux ARM] [Linux Omap] [Fedora ARM] [Linux for Sparc] [IETF Annouce] [Security] [Bugtraq] [Linux MIPS] [ECOS] [Asterisk Internet PBX] [Linux API]

Powered by Linux