On 2024-04-03 05:37:29, Dmitry Baryshkov wrote: > On Tue, Apr 02, 2024 at 11:17:52PM +0200, Marijn Suijten wrote: > > On 2024-04-02 02:51:15, Dmitry Baryshkov wrote: > > > From: Sumit Semwal <sumit.semwal@xxxxxxxxxx> > > > > > > LG SW43408 is 1080x2160, 4-lane MIPI-DSI panel, used in some Pixel3 > > > phones. > > > > @60Hz? > > With the current settings and timings I'm only getting 30 Hz. I have to > double the mode->clock to get 60. Still seems useful to mention (here and in Kconfig). The proposed driver emits a mode to userspace of 60Hz, maybe the commit message should say that in the current state "something" prevents it from going that fast? Since I keep forgetting (because it's not mentioned anywhere) that this is a cmdmode panel (or at least configured for that with the current driver), I'd again suggest to play with sync_cfg_height. If setting it to 0xfff0 results in timeouts, your tear GPIO is misconfigured and not making the MDP aware of the actual tick rate. Otherwise, more likely, just bump up the porches a bit, based on the discussions around reduce_pclk_for_compression() /not/ accounting for transfer time in cmdmode. In one of my drivers (pending eternal cleanup hell) I inlined the calculation to reverse what the "right" porch should be based on a downstream clock rate: https://github.com/somainline/linux/commit/85978a69cde088a23963c03758dad5f1a2e79bab#diff-a9ac8689e45c59a4fe9aa150e4bd53675687f5c8b4aecb40b5b5b66b864257e0R353-R366 And separately, though I cannot find it, there have been (more accurate?) calculations based on downstream `qcom,mdss-dsi-panel-jitter` and friends. - Marijn
