Re: [PATCH 4/5] media: dt-bindings: media: camss: Add qcom,sc8280xp-camss binding

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

 



On 06/10/2023 14:01, Bryan O'Donoghue wrote:
> Add bindings for qcom,sc8280xp-camss in order to support the camera
> subsystem for sc8280xp as found in the Lenovo x13s Laptop.
> 
> Signed-off-by: Bryan O'Donoghue <bryan.odonoghue@xxxxxxxxxx>
> ---
>  .../bindings/media/qcom,sc8280xp-camss.yaml   | 598 ++++++++++++++++++
>  1 file changed, 598 insertions(+)
>  create mode 100644 Documentation/devicetree/bindings/media/qcom,sc8280xp-camss.yaml
> 
> diff --git a/Documentation/devicetree/bindings/media/qcom,sc8280xp-camss.yaml b/Documentation/devicetree/bindings/media/qcom,sc8280xp-camss.yaml
> new file mode 100644
> index 000000000000..46d2da4ad373
> --- /dev/null
> +++ b/Documentation/devicetree/bindings/media/qcom,sc8280xp-camss.yaml
> @@ -0,0 +1,598 @@
> +# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
> +
> +%YAML 1.2
> +---
> +$id: http://devicetree.org/schemas/media/qcom,sc8280xp-camss.yaml#
> +$schema: http://devicetree.org/meta-schemas/core.yaml#
> +
> +title: Qualcomm CAMSS

Instead something like:
Qualcomm SC8280xp Camera SubSystem (CAMSS)
?

> +
> +maintainers:
> +  - Bryan O'Donoghue <bryan.odonoghue@xxxxxxxxxx>
> +
> +description: |
> +  The CAMSS IP is a CSI decoder and ISP present on Qualcomm platforms.
> +
> +properties:
> +  compatible:
> +    const: qcom,sc8280xp-camss
> +
> +  clocks:
> +    minItems: 63

You can drop minItems if they equal maxItems.

> +    maxItems: 63
> +
> +  clock-names:
> +    items:
> +      - const: camnoc_axi
> +      - const: camnoc_axi_src
> +      - const: cpas_ahb
> +      - const: cphy_rx_src
> +      - const: csiphy0
> +      - const: csiphy0_timer_src
> +      - const: csiphy0_timer
> +      - const: csiphy1
> +      - const: csiphy1_timer_src
> +      - const: csiphy1_timer
> +      - const: csiphy2
> +      - const: csiphy2_timer_src
> +      - const: csiphy2_timer
> +      - const: csiphy3
> +      - const: csiphy3_timer_src
> +      - const: csiphy3_timer
> +      - const: vfe0_axi
> +      - const: vfe0_src
> +      - const: vfe0
> +      - const: vfe0_cphy_rx
> +      - const: vfe0_csid_src
> +      - const: vfe0_csid
> +      - const: vfe1_axi
> +      - const: vfe1_src
> +      - const: vfe1
> +      - const: vfe1_cphy_rx
> +      - const: vfe1_csid_src
> +      - const: vfe1_csid
> +      - const: vfe2_axi
> +      - const: vfe2_src
> +      - const: vfe2
> +      - const: vfe2_cphy_rx
> +      - const: vfe2_csid_src
> +      - const: vfe2_csid
> +      - const: vfe3_axi
> +      - const: vfe3_src
> +      - const: vfe3
> +      - const: vfe3_cphy_rx
> +      - const: vfe3_csid_src
> +      - const: vfe3_csid
> +      - const: vfe_lite0_src
> +      - const: vfe_lite0
> +      - const: vfe_lite0_cphy_rx
> +      - const: vfe_lite0_csid_src
> +      - const: vfe_lite0_csid
> +      - const: vfe_lite1_src
> +      - const: vfe_lite1
> +      - const: vfe_lite1_cphy_rx
> +      - const: vfe_lite1_csid_src
> +      - const: vfe_lite1_csid
> +      - const: vfe_lite2_src
> +      - const: vfe_lite2
> +      - const: vfe_lite2_cphy_rx
> +      - const: vfe_lite2_csid_src
> +      - const: vfe_lite2_csid
> +      - const: vfe_lite3_src
> +      - const: vfe_lite3
> +      - const: vfe_lite3_cphy_rx
> +      - const: vfe_lite3_csid_src
> +      - const: vfe_lite3_csid
> +      - const: gcc_axi_hf
> +      - const: gcc_axi_sf
> +      - const: slow_ahb_src
> +
> +  interrupts:
> +    minItems: 20

You can drop minItems if they equal maxItems.


> +    maxItems: 20
> +
> +  interrupt-names:
> +    items:
> +      - const: csid1_lite
> +      - const: vfe_lite1
> +      - const: csiphy3
> +      - const: csid0
> +      - const: vfe0
> +      - const: csid1
> +      - const: vfe1
> +      - const: csid0_lite
> +      - const: vfe_lite0
> +      - const: csiphy0
> +      - const: csiphy1
> +      - const: csiphy2
> +      - const: csid2
> +      - const: vfe2
> +      - const: csid3_lite
> +      - const: csid2_lite
> +      - const: vfe_lite3
> +      - const: vfe_lite2
> +      - const: csid3
> +      - const: vfe3
> +
> +  iommus:
> +    minItems: 16

You can drop minItems if they equal maxItems.

> +    maxItems: 16
> +
> +  interconnects:
> +    minItems: 4

You can drop minItems if they equal maxItems.


> +    maxItems: 4
> +
> +  interconnect-names:
> +    items:
> +      - const: cam_ahb
> +      - const: cam_hf_mnoc
> +      - const: cam_sf_mnoc
> +      - const: cam_sf_icp_mnoc
> +
> +  power-domains:
> +    items:
> +      - description: IFE0 GDSC - Image Front End, Global Distributed Switch Controller.
> +      - description: IFE1 GDSC - Image Front End, Global Distributed Switch Controller.
> +      - description: IFE2 GDSC - Image Front End, Global Distributed Switch Controller.
> +      - description: IFE3 GDSC - Image Front End, Global Distributed Switch Controller.
> +      - description: Titan Top GDSC - Titan ISP Block, Global Distributed Switch Controller.
> +
> +  power-domain-names:
> +    items:
> +      - description: ife0
> +      - description: ife1
> +      - description: ife2
> +      - description: ife3
> +      - description: top
> +
> +  ports:
> +    $ref: /schemas/graph.yaml#/properties/ports
> +

On this level of indentation:
additionalProperties: false

> +    description:
> +      CSI input ports.
> +
> +    properties:
> +      port@0:
> +        $ref: /schemas/graph.yaml#/$defs/port-base
> +        unevaluatedProperties: false
> +        description:
> +          Input port for receiving CSI data.
> +
> +        properties:
> +          endpoint:
> +            $ref: video-interfaces.yaml#
> +            unevaluatedProperties: false
> +
> +            properties:
> +              clock-lanes:
> +                maxItems: 1
> +
> +              data-lanes:
> +                minItems: 1
> +                maxItems: 4
> +
> +            required:
> +              - clock-lanes
> +              - data-lanes
> +
> +      port@1:
> +        $ref: /schemas/graph.yaml#/$defs/port-base
> +        unevaluatedProperties: false
> +        description:
> +          Input port for receiving CSI data.
> +
> +        properties:
> +          endpoint:
> +            $ref: video-interfaces.yaml#
> +            unevaluatedProperties: false
> +
> +            properties:
> +              clock-lanes:
> +                maxItems: 1
> +
> +              data-lanes:
> +                minItems: 1
> +                maxItems: 4
> +
> +            required:
> +              - clock-lanes
> +              - data-lanes
> +
> +      port@2:
> +        $ref: /schemas/graph.yaml#/$defs/port-base
> +        unevaluatedProperties: false
> +        description:
> +          Input port for receiving CSI data.
> +
> +        properties:
> +          endpoint:
> +            $ref: video-interfaces.yaml#
> +            unevaluatedProperties: false
> +
> +            properties:
> +              clock-lanes:
> +                maxItems: 1
> +
> +              data-lanes:
> +                minItems: 1
> +                maxItems: 4
> +
> +            required:
> +              - clock-lanes
> +              - data-lanes
> +
> +      port@3:
> +        $ref: /schemas/graph.yaml#/$defs/port-base
> +        unevaluatedProperties: false
> +        description:
> +          Input port for receiving CSI data.

No output ports to some ISP?

> +
> +        properties:
> +          endpoint:
> +            $ref: video-interfaces.yaml#
> +            unevaluatedProperties: false
> +
> +            properties:
> +              clock-lanes:
> +                maxItems: 1
> +
> +              data-lanes:
> +                minItems: 1
> +                maxItems: 4
> +
> +            required:
> +              - clock-lanes
> +              - data-lanes
> +
> +  reg:
> +    minItems: 20

Drop

> +    maxItems: 20
> +
> +  reg-names:
> +    items:
> +      - const: csiphy2
> +      - const: csiphy3
> +      - const: csiphy0
> +      - const: csiphy1
> +      - const: vfe0
> +      - const: csid0
> +      - const: vfe1
> +      - const: csid1
> +      - const: vfe2
> +      - const: csid2
> +      - const: vfe_lite0
> +      - const: csid0_lite
> +      - const: vfe_lite1
> +      - const: csid1_lite
> +      - const: vfe_lite2
> +      - const: csid2_lite
> +      - const: vfe_lite3
> +      - const: csid3_lite
> +      - const: vfe3
> +      - const: csid3
> +
> +  vdda-phy-supply:
> +    description:
> +      Phandle to a regulator supply to PHY core block.
> +
> +  vdda-pll-supply:
> +    description:
> +      Phandle to 1.8V regulator supply to PHY refclk pll block.
> +
> +required:
> +  - clock-names
> +  - clocks
> +  - compatible
> +  - interconnects
> +  - interconnect-names
> +  - interrupts
> +  - interrupt-names
> +  - iommus
> +  - power-domains
> +  - power-domain-names
> +  - reg
> +  - reg-names
> +  - vdda-phy-supply
> +  - vdda-pll-supply
> +
> +additionalProperties: false
> +
> +examples:
> +  - |
> +    #include <dt-bindings/interrupt-controller/arm-gic.h>
> +    #include <dt-bindings/clock/qcom,gcc-sc8280xp.h>
> +    #include <dt-bindings/clock/qcom,sc8280xp-camcc.h>
> +    #include <dt-bindings/interconnect/qcom,sc8280xp.h>
> +    #include <dt-bindings/power/qcom-rpmpd.h>
> +
> +    soc {
> +        #address-cells = <2>;
> +        #size-cells = <2>;
> +
> +        camss: camss@ac5a000 {
> +            compatible = "qcom,sc8280xp-camss";
> +
> +            reg = <0 0x0ac5a000 0 0x2000>,
> +                  <0 0x0ac5c000 0 0x2000>,
> +                  <0 0x0ac65000 0 0x2000>,
> +                  <0 0x0ac67000 0 0x2000>,
> +                  <0 0x0acaf000 0 0x4000>,
> +                  <0 0x0acb3000 0 0x1000>,
> +                  <0 0x0acb6000 0 0x4000>,
> +                  <0 0x0acba000 0 0x1000>,
> +                  <0 0x0acbd000 0 0x4000>,
> +                  <0 0x0acc1000 0 0x1000>,
> +                  <0 0x0acc4000 0 0x4000>,
> +                  <0 0x0acc8000 0 0x1000>,
> +                  <0 0x0accb000 0 0x4000>,
> +                  <0 0x0accf000 0 0x1000>,
> +                  <0 0x0acd2000 0 0x4000>,
> +                  <0 0x0acd6000 0 0x1000>,
> +                  <0 0x0acd9000 0 0x4000>,
> +                  <0 0x0acdd000 0 0x1000>,
> +                  <0 0x0ace0000 0 0x4000>,
> +                  <0 0x0ace4000 0 0x1000>;
> +
> +            reg-names = "csiphy2",
> +                        "csiphy3",
> +                        "csiphy0",
> +                        "csiphy1",
> +                        "vfe0",
> +                        "csid0",
> +                        "vfe1",
> +                        "csid1",
> +                        "vfe2",
> +                        "csid2",
> +                        "vfe_lite0",
> +                        "csid0_lite",
> +                        "vfe_lite1",
> +                        "csid1_lite",
> +                        "vfe_lite2",
> +                        "csid2_lite",
> +                        "vfe_lite3",
> +                        "csid3_lite",
> +                        "vfe3",
> +                        "csid3";
> +
> +            vdda-phy-supply = <&vreg_l6d>;
> +            vdda-pll-supply = <&vreg_l4d>;
> +
> +            interrupts = <GIC_SPI 359 IRQ_TYPE_LEVEL_HIGH>,
> +                         <GIC_SPI 360 IRQ_TYPE_LEVEL_HIGH>,
> +                         <GIC_SPI 448 IRQ_TYPE_LEVEL_HIGH>,
> +                         <GIC_SPI 464 IRQ_TYPE_LEVEL_HIGH>,
> +                         <GIC_SPI 465 IRQ_TYPE_LEVEL_HIGH>,
> +                         <GIC_SPI 466 IRQ_TYPE_LEVEL_HIGH>,
> +                         <GIC_SPI 467 IRQ_TYPE_LEVEL_HIGH>,
> +                         <GIC_SPI 468 IRQ_TYPE_LEVEL_HIGH>,
> +                         <GIC_SPI 469 IRQ_TYPE_LEVEL_HIGH>,
> +                         <GIC_SPI 477 IRQ_TYPE_LEVEL_HIGH>,
> +                         <GIC_SPI 478 IRQ_TYPE_LEVEL_HIGH>,
> +                         <GIC_SPI 479 IRQ_TYPE_LEVEL_HIGH>,
> +                         <GIC_SPI 640 IRQ_TYPE_LEVEL_HIGH>,
> +                         <GIC_SPI 641 IRQ_TYPE_LEVEL_HIGH>,
> +                         <GIC_SPI 758 IRQ_TYPE_LEVEL_HIGH>,
> +                         <GIC_SPI 759 IRQ_TYPE_LEVEL_HIGH>,
> +                         <GIC_SPI 760 IRQ_TYPE_LEVEL_HIGH>,
> +                         <GIC_SPI 761 IRQ_TYPE_LEVEL_HIGH>,
> +                         <GIC_SPI 762 IRQ_TYPE_LEVEL_HIGH>,
> +                         <GIC_SPI 764 IRQ_TYPE_LEVEL_HIGH>;
> +
> +            interrupt-names = "csid1_lite",
> +                              "vfe_lite1",
> +                              "csiphy3",
> +                              "csid0",
> +                              "vfe0",
> +                              "csid1",
> +                              "vfe1",
> +                              "csid0_lite",
> +                              "vfe_lite0",
> +                              "csiphy0",
> +                              "csiphy1",
> +                              "csiphy2",
> +                              "csid2",
> +                              "vfe2",
> +                              "csid3_lite",
> +                              "csid2_lite",
> +                              "vfe_lite3",
> +                              "vfe_lite2",
> +                              "csid3",
> +                              "vfe3";
> +
> +            power-domains = <&camcc IFE_0_GDSC>,
> +                            <&camcc IFE_1_GDSC>,
> +                            <&camcc IFE_2_GDSC>,
> +                            <&camcc IFE_3_GDSC>,
> +                            <&camcc TITAN_TOP_GDSC>;
> +
> +            power-domain-names = "ife0",
> +                                 "ife1",
> +                                 "ife2",
> +                                 "ife3",
> +                                 "top";
> +
> +            clocks = <&camcc CAMCC_CAMNOC_AXI_CLK>,
> +                     <&camcc CAMCC_CAMNOC_AXI_CLK_SRC>,
> +                     <&camcc CAMCC_CPAS_AHB_CLK>,
> +                     <&camcc CAMCC_CPHY_RX_CLK_SRC>,
> +                     <&camcc CAMCC_CSIPHY0_CLK>,
> +                     <&camcc CAMCC_CSI0PHYTIMER_CLK_SRC>,
> +                     <&camcc CAMCC_CSI0PHYTIMER_CLK>,
> +                     <&camcc CAMCC_CSIPHY1_CLK>,
> +                     <&camcc CAMCC_CSI1PHYTIMER_CLK_SRC>,
> +                     <&camcc CAMCC_CSI1PHYTIMER_CLK>,
> +                     <&camcc CAMCC_CSIPHY2_CLK>,
> +                     <&camcc CAMCC_CSI2PHYTIMER_CLK_SRC>,
> +                     <&camcc CAMCC_CSI2PHYTIMER_CLK>,
> +                     <&camcc CAMCC_CSIPHY3_CLK>,
> +                     <&camcc CAMCC_CSI3PHYTIMER_CLK_SRC>,
> +                     <&camcc CAMCC_CSI3PHYTIMER_CLK>,
> +                     <&camcc CAMCC_IFE_0_AXI_CLK>,
> +                     <&camcc CAMCC_IFE_0_CLK_SRC>,
> +                     <&camcc CAMCC_IFE_0_CLK>,
> +                     <&camcc CAMCC_IFE_0_CPHY_RX_CLK>,
> +                     <&camcc CAMCC_IFE_0_CSID_CLK_SRC>,
> +                     <&camcc CAMCC_IFE_0_CSID_CLK>,
> +                     <&camcc CAMCC_IFE_1_AXI_CLK>,
> +                     <&camcc CAMCC_IFE_1_CLK_SRC>,
> +                     <&camcc CAMCC_IFE_1_CLK>,
> +                     <&camcc CAMCC_IFE_1_CPHY_RX_CLK>,
> +                     <&camcc CAMCC_IFE_1_CSID_CLK_SRC>,
> +                     <&camcc CAMCC_IFE_1_CSID_CLK>,
> +                     <&camcc CAMCC_IFE_2_AXI_CLK>,
> +                     <&camcc CAMCC_IFE_2_CLK_SRC>,
> +                     <&camcc CAMCC_IFE_2_CLK>,
> +                     <&camcc CAMCC_IFE_2_CPHY_RX_CLK>,
> +                     <&camcc CAMCC_IFE_2_CSID_CLK_SRC>,
> +                     <&camcc CAMCC_IFE_2_CSID_CLK>,
> +                     <&camcc CAMCC_IFE_3_AXI_CLK>,
> +                     <&camcc CAMCC_IFE_3_CLK_SRC>,
> +                     <&camcc CAMCC_IFE_3_CLK>,
> +                     <&camcc CAMCC_IFE_3_CPHY_RX_CLK>,
> +                     <&camcc CAMCC_IFE_3_CSID_CLK_SRC>,
> +                     <&camcc CAMCC_IFE_3_CSID_CLK>,
> +                     <&camcc CAMCC_IFE_LITE_0_CLK_SRC>,
> +                     <&camcc CAMCC_IFE_LITE_0_CLK>,
> +                     <&camcc CAMCC_IFE_LITE_0_CPHY_RX_CLK>,
> +                     <&camcc CAMCC_IFE_LITE_0_CSID_CLK_SRC>,
> +                     <&camcc CAMCC_IFE_LITE_0_CSID_CLK>,
> +                     <&camcc CAMCC_IFE_LITE_1_CLK_SRC>,
> +                     <&camcc CAMCC_IFE_LITE_1_CLK>,
> +                     <&camcc CAMCC_IFE_LITE_1_CPHY_RX_CLK>,
> +                     <&camcc CAMCC_IFE_LITE_1_CSID_CLK_SRC>,
> +                     <&camcc CAMCC_IFE_LITE_1_CSID_CLK>,
> +                     <&camcc CAMCC_IFE_LITE_2_CLK_SRC>,
> +                     <&camcc CAMCC_IFE_LITE_2_CLK>,
> +                     <&camcc CAMCC_IFE_LITE_2_CPHY_RX_CLK>,
> +                     <&camcc CAMCC_IFE_LITE_2_CSID_CLK_SRC>,
> +                     <&camcc CAMCC_IFE_LITE_2_CSID_CLK>,
> +                     <&camcc CAMCC_IFE_LITE_3_CLK_SRC>,
> +                     <&camcc CAMCC_IFE_LITE_3_CLK>,
> +                     <&camcc CAMCC_IFE_LITE_3_CPHY_RX_CLK>,
> +                     <&camcc CAMCC_IFE_LITE_3_CSID_CLK_SRC>,
> +                     <&camcc CAMCC_IFE_LITE_3_CSID_CLK>,
> +                     <&gcc GCC_CAMERA_HF_AXI_CLK>,
> +                     <&gcc GCC_CAMERA_SF_AXI_CLK>,
> +                     <&camcc CAMCC_SLOW_AHB_CLK_SRC>;
> +
> +            clock-names = "camnoc_axi",
> +                          "camnoc_axi_src",
> +                          "cpas_ahb",
> +                          "cphy_rx_src",
> +                          "csiphy0",
> +                          "csiphy0_timer_src",
> +                          "csiphy0_timer",
> +                          "csiphy1",
> +                          "csiphy1_timer_src",
> +                          "csiphy1_timer",
> +                          "csiphy2",
> +                          "csiphy2_timer_src",
> +                          "csiphy2_timer",
> +                          "csiphy3",
> +                          "csiphy3_timer_src",
> +                          "csiphy3_timer",
> +                          "vfe0_axi",
> +                          "vfe0_src",
> +                          "vfe0",
> +                          "vfe0_cphy_rx",
> +                          "vfe0_csid_src",
> +                          "vfe0_csid",
> +                          "vfe1_axi",
> +                          "vfe1_src",
> +                          "vfe1",
> +                          "vfe1_cphy_rx",
> +                          "vfe1_csid_src",
> +                          "vfe1_csid",
> +                          "vfe2_axi",
> +                          "vfe2_src",
> +                          "vfe2",
> +                          "vfe2_cphy_rx",
> +                          "vfe2_csid_src",
> +                          "vfe2_csid",
> +                          "vfe3_axi",
> +                          "vfe3_src",
> +                          "vfe3",
> +                          "vfe3_cphy_rx",
> +                          "vfe3_csid_src",
> +                          "vfe3_csid",
> +                          "vfe_lite0_src",
> +                          "vfe_lite0",
> +                          "vfe_lite0_cphy_rx",
> +                          "vfe_lite0_csid_src",
> +                          "vfe_lite0_csid",
> +                          "vfe_lite1_src",
> +                          "vfe_lite1",
> +                          "vfe_lite1_cphy_rx",
> +                          "vfe_lite1_csid_src",
> +                          "vfe_lite1_csid",
> +                          "vfe_lite2_src",
> +                          "vfe_lite2",
> +                          "vfe_lite2_cphy_rx",
> +                          "vfe_lite2_csid_src",
> +                          "vfe_lite2_csid",
> +                          "vfe_lite3_src",
> +                          "vfe_lite3",
> +                          "vfe_lite3_cphy_rx",
> +                          "vfe_lite3_csid_src",
> +                          "vfe_lite3_csid",
> +                          "gcc_axi_hf",
> +                          "gcc_axi_sf",
> +                          "slow_ahb_src";
> +
> +
> +            iommus = <&apps_smmu 0x2000 0x4e0>,
> +                     <&apps_smmu 0x2020 0x4e0>,
> +                     <&apps_smmu 0x2040 0x4e0>,
> +                     <&apps_smmu 0x2060 0x4e0>,
> +                     <&apps_smmu 0x2080 0x4e0>,
> +                     <&apps_smmu 0x20e0 0x4e0>,
> +                     <&apps_smmu 0x20c0 0x4e0>,
> +                     <&apps_smmu 0x20a0 0x4e0>,
> +                     <&apps_smmu 0x2400 0x4e0>,
> +                     <&apps_smmu 0x2420 0x4e0>,
> +                     <&apps_smmu 0x2440 0x4e0>,
> +                     <&apps_smmu 0x2460 0x4e0>,
> +                     <&apps_smmu 0x2480 0x4e0>,
> +                     <&apps_smmu 0x24e0 0x4e0>,
> +                     <&apps_smmu 0x24c0 0x4e0>,
> +                     <&apps_smmu 0x24a0 0x4e0>;
> +
> +            interconnects = <&gem_noc MASTER_APPSS_PROC 0 &config_noc SLAVE_CAMERA_CFG 0>,
> +                            <&mmss_noc MASTER_CAMNOC_HF 0 &mc_virt SLAVE_EBI1 0>,
> +                            <&mmss_noc MASTER_CAMNOC_SF 0 &mc_virt SLAVE_EBI1 0>,
> +                            <&mmss_noc MASTER_CAMNOC_ICP 0 &mc_virt SLAVE_EBI1 0>;
> +            interconnect-names = "cam_ahb",
> +                                 "cam_hf_mnoc",
> +                                 "cam_sf_mnoc",
> +                                 "cam_sf_icp_mnoc";
> +
> +            ports {
> +                #address-cells = <1>;
> +                #size-cells = <0>;
> +
> +                port@0 {
> +                    reg = <0>;
> +                    #address-cells = <1>;
> +                    #size-cells = <0>;

This looks incomplete. No endpoint?

Best regards,
Krzysztof




[Index of Archives]     [Linux ARM Kernel]     [Linux ARM]     [Linux Omap]     [Fedora ARM]     [Linux for Sparc]     [IETF Annouce]     [Security]     [Bugtraq]     [Linux MIPS]     [ECOS]     [Asterisk Internet PBX]     [Linux API]

  Powered by Linux