On 21/11/2022 09:50, Johan Hovold wrote:
> Update the USB4-USB3-DP QMP PHY nodes to match the new binding which
> specifically includes the missing register regions (e.g. DP_PHY) and
> allows for supporting DisplayPort Alternate Mode.
>
> Reviewed-by: Dmitry Baryshkov <dmitry.baryshkov@xxxxxxxxxx>
> Signed-off-by: Johan Hovold <johan+linaro@xxxxxxxxxx>
> ---
> arch/arm64/boot/dts/qcom/sc8280xp.dtsi | 77 ++++++++------------------
> 1 file changed, 23 insertions(+), 54 deletions(-)
>
> diff --git a/arch/arm64/boot/dts/qcom/sc8280xp.dtsi b/arch/arm64/boot/dts/qcom/sc8280xp.dtsi
> index 85c674e7e1a5..3c5bc56e68fc 100644
> --- a/arch/arm64/boot/dts/qcom/sc8280xp.dtsi
> +++ b/arch/arm64/boot/dts/qcom/sc8280xp.dtsi
> @@ -11,6 +11,7 @@
> #include <dt-bindings/interconnect/qcom,sc8280xp.h>
> #include <dt-bindings/interrupt-controller/arm-gic.h>
> #include <dt-bindings/mailbox/qcom-ipcc.h>
> +#include <dt-bindings/phy/phy-qcom-qmp.h>
> #include <dt-bindings/power/qcom-rpmpd.h>
> #include <dt-bindings/soc/qcom,rpmh-rsc.h>
> #include <dt-bindings/thermal/thermal.h>
> @@ -763,7 +764,7 @@ gcc: clock-controller@100000 {
> <0>,
> <0>,
> <0>,
> - <&usb_0_ssphy>,
> + <&usb_0_qmpphy QMP_USB43DP_USB3_PIPE_CLK>,
> <0>,
> <0>,
> <0>,
> @@ -771,7 +772,7 @@ gcc: clock-controller@100000 {
> <0>,
> <0>,
> <0>,
> - <&usb_1_ssphy>,
> + <&usb_1_qmpphy QMP_USB43DP_USB3_PIPE_CLK>,
> <0>,
> <0>,
> <0>,
> @@ -1666,42 +1667,26 @@ IPCC_MPROC_SIGNAL_GLINK_QMP
> };
> };
>
> - usb_0_qmpphy: phy-wrapper@88ec000 {
> + usb_0_qmpphy: phy@88eb000 {
Johan (and anyone also interested in this),
What are the next steps with this for older SoCs? Is there any plan to
change the bindings and DTS for them in similar way?
Best regards,
Krzysztof
