Re: [PATCH v8 07/10] PCI: qcom: Handle MSIs routed to multiple GIC interrupts

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

 



On Fri, May 13, 2022 at 03:48:09PM +0300, Dmitry Baryshkov wrote:
> On 13/05/2022 15:42, Johan Hovold wrote:

> > If all qcom platform that can support more than 32 MSI require multiple
> > IRQs, how about adding num_vectors to the config instead and set
> > pp->has_split_msi_irq when cfg->num_vectors is set (or unconditionally
> > if you remove the corresponding warning you just added to the dwc host
> > code)?
> > 
> > At least some sc8280xp seem to only support 128 MSI (using 4 IRQs).
> 
> Nice idea, let's do this.

If at all possible it would be even better to just infer it from the
devicetree to avoid having to describe things in two places, though.

Johan



[Index of Archives]     [Linux ARM Kernel]     [Linux ARM]     [Linux Omap]     [Fedora ARM]     [Linux for Sparc]     [IETF Annouce]     [Security]     [Bugtraq]     [Linux MIPS]     [ECOS]     [Asterisk Internet PBX]     [Linux API]

  Powered by Linux