On 2/28/2017 2:54 AM, Lorenzo Pieralisi wrote:
> Hi Ray,
>
> On Mon, Feb 27, 2017 at 01:21:39PM -0800, Ray Jui wrote:
>> Hi Lorenzo,
>>
>> On 2/27/2017 7:14 AM, Lorenzo Pieralisi wrote:
>>> PCI configuration space should be mapped with a memory region type that
>>> generates on the CPU host bus non-posted write transations. Update the
>>> driver to use the devm_pci_remap_cfg* interface to make sure the correct
>>> memory mappings for PCI configuration space are used.
>>>
>>> Signed-off-by: Lorenzo Pieralisi <lorenzo.pieralisi@xxxxxxx>
>>> Cc: Bjorn Helgaas <bhelgaas@xxxxxxxxxx>
>>> Cc: Ray Jui <rjui@xxxxxxxxxxxx>
>>> Cc: Jon Mason <jonmason@xxxxxxxxxxxx>
>>> ---
>>> drivers/pci/host/pcie-iproc-platform.c | 3 ++-
>>> 1 file changed, 2 insertions(+), 1 deletion(-)
>>>
>>> diff --git a/drivers/pci/host/pcie-iproc-platform.c b/drivers/pci/host/pcie-iproc-platform.c
>>> index f4909bb..b48d0db 100644
>>> --- a/drivers/pci/host/pcie-iproc-platform.c
>>> +++ b/drivers/pci/host/pcie-iproc-platform.c
>>> @@ -67,7 +67,8 @@ static int iproc_pcie_pltfm_probe(struct platform_device *pdev)
>>> return ret;
>>> }
>>>
>>> - pcie->base = devm_ioremap(dev, reg.start, resource_size(®));
>>> + pcie->base = devm_pci_remap_cfgspace(dev, reg.start,
>>> + resource_size(®));
>>
>> Note these are NOT config space registers; instead, they are host
>> controller registers. iProc PCIe controller access config space
>> registers indirectly through two of the controller registers instead of
>> directly mapped.
>
> Yes but IIUC those registers that allow indirection live in the address
> space pointed at by pcie->base, right ? Question is whether it is fine
> to access those registers through mappings resulting on posted writes
> and that's a question I need your help to answer as I said in the cover
> letter.
This I'll need to check with our ASIC team, and it may take a while.
Note indirect access to the config registers is done with two registers
within pcie->base, one specifies the
address/bus/device/function/read/write direction and the other specifies
the data. All other registers in the block pointed to by pcie->base
really have nothing to do with config register access. They are used for
other block related configurations.
Thanks,
Ray
>
> Thanks a lot for flagging this up, that's exactly the feedback I need.
>
> Lorenzo
>
>>
>> Thanks,
>>
>> Ray
>>
>>> if (!pcie->base) {
>>> dev_err(dev, "unable to map controller registers\n");
>>> return -ENOMEM;
>>>
