Re: [PATCH v5 2/4] KVM: LAPIC: Inject timer interrupt via posted interrupt

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Subject: Re: [PATCH v5 2/4] KVM: LAPIC: Inject timer interrupt via posted interrupt
From: Paolo Bonzini <pbonzini@xxxxxxxxxx>
Date: Fri, 5 Jul 2019 15:00:43 +0200
Cc: Radim Krčmář <rkrcmar@xxxxxxxxxx>, Marcelo Tosatti <mtosatti@xxxxxxxxxx>
In-reply-to: <HK2PR02MB4145E122DC5AC2445137A10F80F50@HK2PR02MB4145.apcprd02.prod.outlook.com>
References: <1561110002-4438-1-git-send-email-wanpengli@tencent.com> <1561110002-4438-3-git-send-email-wanpengli@tencent.com> <587f329a-4920-fcbf-b2b1-9265a1d6d364@redhat.com> <HK2PR02MB4145E122DC5AC2445137A10F80F50@HK2PR02MB4145.apcprd02.prod.outlook.com>
User-agent: Mozilla/5.0 (X11; Linux x86_64; rv:60.0) Gecko/20100101 Thunderbird/60.7.2

On 05/07/19 14:52, Wanpeng Li wrote:
>> Also, do you want to disable the preemption timer if pi_inject_timer and
>> enable_apicv are both true?
> 
> I have already done this in vmx_set_hv_timer().

Right, sorry!

Paolo

References:
- [PATCH v5 0/4] KVM: LAPIC: Implement Exitless Timer
  - From: Wanpeng Li
- [PATCH v5 2/4] KVM: LAPIC: Inject timer interrupt via posted interrupt
  - From: Wanpeng Li
- Re: [PATCH v5 2/4] KVM: LAPIC: Inject timer interrupt via posted interrupt
  - From: Paolo Bonzini

Prev by Date: Re: [PATCH] KVM: LAPIC: ARBPRI is a reserved register for x2APIC
Next by Date: [PATCH] kvm: LAPIC: write down valid APIC registers
Previous by thread: Re: [PATCH v5 2/4] KVM: LAPIC: Inject timer interrupt via posted interrupt
Next by thread: Re: [PATCH v5 2/4] KVM: LAPIC: Inject timer interrupt via posted interrupt
Index(es):
- Date
- Thread

[Index of Archives] [KVM ARM] [KVM ia64] [KVM ppc] [Virtualization Tools] [Spice Development] [Libvirt] [Libvirt Users] [Linux USB Devel] [Linux Audio Users] [Yosemite Questions] [Linux Kernel] [Linux SCSI] [XFree86]

Powered by Linux