On Thu, Apr 04, 2019 at 08:55:25AM +0200, Auger Eric wrote:
> Hi Marc, Robin, Alex,
(..)
> Do you think this is a reasonable assumption to consider devices within
> the same host iommu group share the same MSI doorbell?
Hi Eric,
I am not sure this assumption always hold.
Marc, Robin and Alex can correct me, but for example I think the following
topology is valid for Arm systems:
+------------+ +------------+
| Endpoint A | | Endpoint B |
+------------+ +------------+
v v
/---------\
| Non-ACS |
| Switch |
\---------/
v
+---------------+
| PCIe |
| Root Complex |
+---------------+
v
+-----------+
| SMMU |
+-----------+
v
+--------------------------+
| System interconnect |
+--------------------------+
v v
+-----------+ +-----------+
| ITS A | | ITS B |
+-----------+ +-----------+
All PCIe Endpoints and ITS could be in the same ITS Group 0, meaning
devices could send their MSI at any ITS in hardware.
For Linux the two PCIe Endpoints would be in the same iommu group, because
the switch in this example does not support ACS.
I think the devicetree msi-map property could be used to "map" the RID of
Endpoint A to ITS A and the RID of Endpoint B to ITS B, which would violate
the assumption.
See the monolithic example in [1], the example system in [2], appendices
D, E and F in [3] and the msi-map property in [4].
Best regards,
Vincent.
[1] https://static.docs.arm.com/100336/0102/corelink_gic600_generic_interrupt_controller_technical_reference_manual_100336_0102_00_en.pdf
[2] http://infocenter.arm.com/help/topic/com.arm.doc.den0049d/DEN0049D_IO_Remapping_Table.pdf
[3] https://static.docs.arm.com/den0029/50/Q1-DEN0029B_SBSA_5.0.pdf
[4] https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git/tree/Documentation/devicetree/bindings/pci/pci-msi.txt
