|
Hello What PRM registers should be modified to force the source lanes to report 2 lanes maximum? Is it enough to modify the registers DP_TP_CTL and DDI_BUF_CTL, or should any other register be modified? Best Regards, Adolfo Sanchez. |
_______________________________________________ Intel-gfx mailing list Intel-gfx@xxxxxxxxxxxxxxxxxxxxx https://lists.freedesktop.org/mailman/listinfo/intel-gfx
