On Thu, 2014-06-19 at 08:10 +0200, Daniel Vetter wrote: > On Thu, Jun 19, 2014 at 3:47 AM, Alex Williamson > <alex.williamson@xxxxxxxxxx> wrote: > > Finding some more specs... the MGGC0 register (50h) seems to indicate > > the GTT stolen memory size is 2M, which sounds suspiciously like the 2M > > that the RMRR is reporting. However, from the IvyBridge MMIO, Media > > Registers & Programming Env manual: > > > > 4.6.1 Changes to GTT > > > > The GTT is constrained to be located at the beginning of a > > special section of stolen memory called the GTT stolen memory > > (GSM). There is no longer an MMIO register containing the > > physical base address of the GTT as on prior devices. Instead of > > using the PGTBL_CTL register to specify the base address of the > > GTT, the GTT base is now defined to be at the bottom (offset 0) > > of GSM. > > > > Since the graphics device (including the driver) knows nothing > > about the location of GSM, it does not “know” where the GTT is > > located in memory. In fact, the CPU cannot directly access the > > GSM containing the GTT. > > > > That seems to suggest we can't discover this region from the device, but > > the device does need to maintain access to it... I don't know how to > > resolve that without exposing the RMRR through the IOMMU API. > > > > In any case, I don't know that any of this should block the original > > patch. All of this seems like "acceptable" use of RMRRs that we can > > later add an exception to allow if we get to the point of understanding > > it and being able to reproduce any required mappings in the guest. > > Thanks, > > GTT stolen is the place where the gpu stores page tables. We never > access them directly but through a special mmio range so that the gpu > can intercept pte updates and invalidate tlbs accordingly. So yeah, we > need this, too. But is there a way for software to discover its location from the device? If so, then I think we can recreate all the identity maps we'd need for a guest from the device. If not, then we'd need to figure out some IOMMU API extension to handle the mapping. The spec excerpt above seems to indicate that hardware designers decided software doesn't need to know about it, but the RMRR seems to be the "oh crap" moment when they realized that yes we do need to know about it. Thanks, Alex _______________________________________________ Intel-gfx mailing list Intel-gfx@xxxxxxxxxxxxxxxxxxxxx http://lists.freedesktop.org/mailman/listinfo/intel-gfx
