Plus naming convention for runtime pm tests to have "rpm" somewhere in
their tests. Note that all the pc8-specific tests (for e.g. residency
or similar) already have pc8 in their subtest names, so we don't lose
any information here.
Cc: "Yang, Guang A" <guang.a.yang@xxxxxxxxx>
Signed-off-by: Daniel Vetter <daniel.vetter@xxxxxxxx>
---
tests/.gitignore | 2 +-
tests/Android.mk | 2 +-
tests/Makefile.sources | 2 +-
tests/NAMING-CONVENTION | 2 +
tests/pm_pc8.c | 1497 -----------------------------------------------
tests/pm_rpm.c | 1497 +++++++++++++++++++++++++++++++++++++++++++++++
6 files changed, 1502 insertions(+), 1500 deletions(-)
delete mode 100644 tests/pm_pc8.c
create mode 100644 tests/pm_rpm.c
diff --git a/tests/.gitignore b/tests/.gitignore
index 4e27eadd2587..2d4067092629 100644
--- a/tests/.gitignore
+++ b/tests/.gitignore
@@ -125,7 +125,7 @@ kms_render
kms_setmode
multi-tests.txt
pm_lpsp
-pm_pc8
+pm_rpm
pm_psr
pm_rc6_residency
pm_rps
diff --git a/tests/Android.mk b/tests/Android.mk
index 1cda9a54626b..71a1007333d4 100644
--- a/tests/Android.mk
+++ b/tests/Android.mk
@@ -30,7 +30,7 @@ endef
skip_tests_list :=
skip_tests_list += gem_seqno_wrap
skip_tests_list += testdisplay # needs glib.h
-skip_tests_list += pm_pc8
+skip_tests_list += pm_rpm
skip_tests_list += kms_render # needs glib.h
skip_tests_list += gem_exec_params # needs macro that's missing from external/PRIVATE/drm/include/drmi915_drm.h
diff --git a/tests/Makefile.sources b/tests/Makefile.sources
index 4bdef365ad9a..da8724996db2 100644
--- a/tests/Makefile.sources
+++ b/tests/Makefile.sources
@@ -69,7 +69,7 @@ TESTS_progs_M = \
kms_render \
kms_setmode \
pm_lpsp \
- pm_pc8 \
+ pm_rpm \
pm_rps \
prime_self_import \
template \
diff --git a/tests/NAMING-CONVENTION b/tests/NAMING-CONVENTION
index f0738988641a..7c27fdbb16c2 100644
--- a/tests/NAMING-CONVENTION
+++ b/tests/NAMING-CONVENTION
@@ -67,3 +67,5 @@ suffixes. They're a bit inconsistent and historically grown, but they new Bspec
names (RCS, BCS, VCS and VECS) aren't really clearer.
exec: Tests that exercise the execbuf code in various ways.
+
+rpm: Runtime PM tests.
diff --git a/tests/pm_pc8.c b/tests/pm_pc8.c
deleted file mode 100644
index 323e0729b9e6..000000000000
--- a/tests/pm_pc8.c
+++ /dev/null
@@ -1,1497 +0,0 @@
-/*
- * Copyright © 2013 Intel Corporation
- *
- * Permission is hereby granted, free of charge, to any person obtaining a
- * copy of this software and associated documentation files (the "Software"),
- * to deal in the Software without restriction, including without limitation
- * the rights to use, copy, modify, merge, publish, distribute, sublicense,
- * and/or sell copies of the Software, and to permit persons to whom the
- * Software is furnished to do so, subject to the following conditions:
- *
- * The above copyright notice and this permission notice (including the next
- * paragraph) shall be included in all copies or substantial portions of the
- * Software.
- *
- * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
- * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
- * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
- * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
- * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
- * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
- * IN THE SOFTWARE.
- *
- * Authors:
- * Paulo Zanoni <paulo.r.zanoni@xxxxxxxxx>
- *
- */
-
-#include <stdio.h>
-#include <stdint.h>
-#include <stdbool.h>
-#include <string.h>
-
-#include <unistd.h>
-#include <fcntl.h>
-#include <dirent.h>
-#include <sys/ioctl.h>
-#include <sys/mman.h>
-#include <sys/types.h>
-#include <sys/stat.h>
-#include <linux/i2c.h>
-#include <linux/i2c-dev.h>
-
-#include <drm.h>
-
-#include "drmtest.h"
-#include "intel_batchbuffer.h"
-#include "intel_io.h"
-#include "intel_chipset.h"
-#include "ioctl_wrappers.h"
-#include "igt_aux.h"
-#include "igt_kms.h"
-#include "igt_debugfs.h"
-
-#define MSR_PC8_RES 0x630
-#define MSR_PC9_RES 0x631
-#define MSR_PC10_RES 0x632
-
-#define MAX_CONNECTORS 32
-#define MAX_ENCODERS 32
-#define MAX_CRTCS 16
-
-#define POWER_DIR "/sys/devices/pci0000:00/0000:00:02.0/power"
-
-enum pc8_status {
- PC8_ENABLED,
- PC8_DISABLED
-};
-
-enum screen_type {
- SCREEN_TYPE_LPSP,
- SCREEN_TYPE_NON_LPSP,
- SCREEN_TYPE_ANY,
-};
-
-/* Wait flags */
-#define DONT_WAIT 0
-#define WAIT_STATUS 1
-#define WAIT_PC8_RES 2
-#define WAIT_EXTRA 4
-#define USE_DPMS 8
-
-int drm_fd, msr_fd, pm_status_fd, pc8_status_fd;
-bool has_runtime_pm, has_pc8;
-struct mode_set_data ms_data;
-struct scanout_fb *fbs = NULL;
-
-/* Stuff used when creating FBs and mode setting. */
-struct mode_set_data {
- drmModeResPtr res;
- drmModeConnectorPtr connectors[MAX_CONNECTORS];
- drmModePropertyBlobPtr edids[MAX_CONNECTORS];
-
- uint32_t devid;
-};
-
-/* Stuff we query at different times so we can compare. */
-struct compare_data {
- drmModeResPtr res;
- drmModeEncoderPtr encoders[MAX_ENCODERS];
- drmModeConnectorPtr connectors[MAX_CONNECTORS];
- drmModeCrtcPtr crtcs[MAX_CRTCS];
- drmModePropertyBlobPtr edids[MAX_CONNECTORS];
-};
-
-/* During the stress tests we want to be as fast as possible, so use pre-created
- * FBs instead of creating them again and again. */
-struct scanout_fb {
- uint32_t handle;
- int width;
- int height;
- struct scanout_fb *next;
-};
-
-/* If the read fails, then the machine doesn't support PC8+ residencies. */
-static bool supports_pc8_plus_residencies(void)
-{
- int rc;
- uint64_t val;
-
- rc = pread(msr_fd, &val, sizeof(uint64_t), MSR_PC8_RES);
- if (rc != sizeof(val))
- return false;
- rc = pread(msr_fd, &val, sizeof(uint64_t), MSR_PC9_RES);
- if (rc != sizeof(val))
- return false;
- rc = pread(msr_fd, &val, sizeof(uint64_t), MSR_PC10_RES);
- if (rc != sizeof(val))
- return false;
-
- return true;
-}
-
-static uint64_t get_residency(uint32_t type)
-{
- int rc;
- uint64_t ret;
-
- rc = pread(msr_fd, &ret, sizeof(uint64_t), type);
- igt_assert(rc == sizeof(ret));
-
- return ret;
-}
-
-static bool pc8_plus_residency_changed(unsigned int timeout_sec)
-{
- unsigned int i;
- uint64_t res_pc8, res_pc9, res_pc10;
- int to_sleep = 100 * 1000;
-
- res_pc8 = get_residency(MSR_PC8_RES);
- res_pc9 = get_residency(MSR_PC9_RES);
- res_pc10 = get_residency(MSR_PC10_RES);
-
- for (i = 0; i < timeout_sec * 1000 * 1000; i += to_sleep) {
- if (res_pc8 != get_residency(MSR_PC8_RES) ||
- res_pc9 != get_residency(MSR_PC9_RES) ||
- res_pc10 != get_residency(MSR_PC10_RES)) {
- return true;
- }
- usleep(to_sleep);
- }
-
- return false;
-}
-
-static enum pc8_status get_pc8_status(void)
-{
- ssize_t n_read;
- char buf[150]; /* The whole file has less than 100 chars. */
-
- lseek(pc8_status_fd, 0, SEEK_SET);
- n_read = read(pc8_status_fd, buf, ARRAY_SIZE(buf));
- igt_assert(n_read >= 0);
- buf[n_read] = '\0';
-
- if (strstr(buf, "\nEnabled: yes\n"))
- return PC8_ENABLED;
- else
- return PC8_DISABLED;
-}
-
-static bool wait_for_pc8_status(enum pc8_status status)
-{
- int i;
- int hundred_ms = 100 * 1000, ten_s = 10 * 1000 * 1000;
-
- for (i = 0; i < ten_s; i += hundred_ms) {
- if (get_pc8_status() == status)
- return true;
-
- usleep(hundred_ms);
- }
-
- return false;
-}
-
-static bool wait_for_suspended(void)
-{
- if (has_pc8 && !has_runtime_pm)
- return wait_for_pc8_status(PC8_ENABLED);
- else
- return igt_wait_for_pm_status(IGT_RUNTIME_PM_STATUS_SUSPENDED);
-}
-
-static bool wait_for_active(void)
-{
- if (has_pc8 && !has_runtime_pm)
- return wait_for_pc8_status(PC8_DISABLED);
- else
- return igt_wait_for_pm_status(IGT_RUNTIME_PM_STATUS_ACTIVE);
-}
-
-static void disable_all_screens_dpms(struct mode_set_data *data)
-{
- int i;
-
- for (i = 0; i < data->res->count_connectors; i++) {
- drmModeConnectorPtr c = data->connectors[i];
-
- kmstest_set_connector_dpms(drm_fd, c, DRM_MODE_DPMS_OFF);
- }
-}
-
-static void disable_all_screens(struct mode_set_data *data)
-{
- int i, rc;
-
- for (i = 0; i < data->res->count_crtcs; i++) {
- rc = drmModeSetCrtc(drm_fd, data->res->crtcs[i], -1, 0, 0,
- NULL, 0, NULL);
- igt_assert(rc == 0);
- }
-}
-
-static struct scanout_fb *create_fb(struct mode_set_data *data, int width,
- int height)
-{
- struct scanout_fb *fb_info;
- struct igt_fb fb;
- cairo_t *cr;
-
- fb_info = malloc(sizeof(struct scanout_fb));
- igt_assert(fb_info);
-
- fb_info->handle = igt_create_fb(drm_fd, width, height,
- DRM_FORMAT_XRGB8888,
- false, &fb);
- fb_info->width = width;
- fb_info->height = height;
- fb_info->next = NULL;
-
- cr = igt_get_cairo_ctx(drm_fd, &fb);
- igt_paint_test_pattern(cr, width, height);
- cairo_destroy(cr);
-
- return fb_info;
-}
-
-static uint32_t get_fb(struct mode_set_data *data, int width, int height)
-{
- struct scanout_fb *fb;
-
- if (!fbs) {
- fbs = create_fb(data, width, height);
- return fbs->handle;
- }
-
- for (fb = fbs; fb != NULL; fb = fb->next) {
- if (fb->width == width && fb->height == height)
- return fb->handle;
-
- if (!fb->next) {
- fb->next = create_fb(data, width, height);
- return fb->next->handle;
- }
- }
- igt_assert(false);
-}
-
-static bool enable_one_screen_with_type(struct mode_set_data *data,
- enum screen_type type)
-{
- uint32_t crtc_id = 0, buffer_id = 0, connector_id = 0;
- drmModeModeInfoPtr mode = NULL;
- int i, rc;
-
- for (i = 0; i < data->res->count_connectors; i++) {
- drmModeConnectorPtr c = data->connectors[i];
-
- if (type == SCREEN_TYPE_LPSP &&
- c->connector_type != DRM_MODE_CONNECTOR_eDP)
- continue;
-
- if (type == SCREEN_TYPE_NON_LPSP &&
- c->connector_type == DRM_MODE_CONNECTOR_eDP)
- continue;
-
- if (c->connection == DRM_MODE_CONNECTED && c->count_modes) {
- connector_id = c->connector_id;
- mode = &c->modes[0];
- break;
- }
- }
-
- if (connector_id == 0)
- return false;
-
- crtc_id = data->res->crtcs[0];
- buffer_id = get_fb(data, mode->hdisplay, mode->vdisplay);
-
- igt_assert(crtc_id);
- igt_assert(buffer_id);
- igt_assert(connector_id);
- igt_assert(mode);
-
- rc = drmModeSetCrtc(drm_fd, crtc_id, buffer_id, 0, 0, &connector_id,
- 1, mode);
- igt_assert(rc == 0);
-
- return true;
-}
-
-static void enable_one_screen(struct mode_set_data *data)
-{
- /* SKIP if there are no connected screens. */
- igt_require(enable_one_screen_with_type(data, SCREEN_TYPE_ANY));
-}
-
-static drmModePropertyBlobPtr get_connector_edid(drmModeConnectorPtr connector,
- int index)
-{
- unsigned int i;
- drmModeObjectPropertiesPtr props;
- drmModePropertyBlobPtr ret = NULL;
-
- props = drmModeObjectGetProperties(drm_fd, connector->connector_id,
- DRM_MODE_OBJECT_CONNECTOR);
-
- for (i = 0; i < props->count_props; i++) {
- drmModePropertyPtr prop = drmModeGetProperty(drm_fd,
- props->props[i]);
-
- if (strcmp(prop->name, "EDID") == 0) {
- igt_assert(prop->flags & DRM_MODE_PROP_BLOB);
- igt_assert(prop->count_blobs == 0);
- ret = drmModeGetPropertyBlob(drm_fd,
- props->prop_values[i]);
- }
-
- drmModeFreeProperty(prop);
- }
-
- drmModeFreeObjectProperties(props);
- return ret;
-}
-
-static void init_mode_set_data(struct mode_set_data *data)
-{
- int i;
-
- data->res = drmModeGetResources(drm_fd);
- igt_assert(data->res);
- igt_assert(data->res->count_connectors <= MAX_CONNECTORS);
-
- for (i = 0; i < data->res->count_connectors; i++) {
- data->connectors[i] = drmModeGetConnector(drm_fd,
- data->res->connectors[i]);
- data->edids[i] = get_connector_edid(data->connectors[i], i);
- }
-
- data->devid = intel_get_drm_devid(drm_fd);
-
- igt_set_vt_graphics_mode();
-}
-
-static void fini_mode_set_data(struct mode_set_data *data)
-{
- int i;
-
- for (i = 0; i < data->res->count_connectors; i++) {
- drmModeFreeConnector(data->connectors[i]);
- drmModeFreePropertyBlob(data->edids[i]);
- }
- drmModeFreeResources(data->res);
-}
-
-static void get_drm_info(struct compare_data *data)
-{
- int i;
-
- data->res = drmModeGetResources(drm_fd);
- igt_assert(data->res);
-
- igt_assert(data->res->count_connectors <= MAX_CONNECTORS);
- igt_assert(data->res->count_encoders <= MAX_ENCODERS);
- igt_assert(data->res->count_crtcs <= MAX_CRTCS);
-
- for (i = 0; i < data->res->count_connectors; i++) {
- data->connectors[i] = drmModeGetConnector(drm_fd,
- data->res->connectors[i]);
- data->edids[i] = get_connector_edid(data->connectors[i], i);
- }
- for (i = 0; i < data->res->count_encoders; i++)
- data->encoders[i] = drmModeGetEncoder(drm_fd,
- data->res->encoders[i]);
- for (i = 0; i < data->res->count_crtcs; i++)
- data->crtcs[i] = drmModeGetCrtc(drm_fd, data->res->crtcs[i]);
-}
-
-static void free_drm_info(struct compare_data *data)
-{
- int i;
-
- for (i = 0; i < data->res->count_connectors; i++) {
- drmModeFreeConnector(data->connectors[i]);
- drmModeFreePropertyBlob(data->edids[i]);
- }
- for (i = 0; i < data->res->count_encoders; i++)
- drmModeFreeEncoder(data->encoders[i]);
- for (i = 0; i < data->res->count_crtcs; i++)
- drmModeFreeCrtc(data->crtcs[i]);
-
- drmModeFreeResources(data->res);
-}
-
-#define COMPARE(d1, d2, data) igt_assert(d1->data == d2->data)
-#define COMPARE_ARRAY(d1, d2, size, data) do { \
- for (i = 0; i < size; i++) \
- igt_assert(d1->data[i] == d2->data[i]); \
-} while (0)
-
-static void assert_drm_resources_equal(struct compare_data *d1,
- struct compare_data *d2)
-{
- COMPARE(d1, d2, res->count_connectors);
- COMPARE(d1, d2, res->count_encoders);
- COMPARE(d1, d2, res->count_crtcs);
- COMPARE(d1, d2, res->min_width);
- COMPARE(d1, d2, res->max_width);
- COMPARE(d1, d2, res->min_height);
- COMPARE(d1, d2, res->max_height);
-}
-
-static void assert_modes_equal(drmModeModeInfoPtr m1, drmModeModeInfoPtr m2)
-{
- COMPARE(m1, m2, clock);
- COMPARE(m1, m2, hdisplay);
- COMPARE(m1, m2, hsync_start);
- COMPARE(m1, m2, hsync_end);
- COMPARE(m1, m2, htotal);
- COMPARE(m1, m2, hskew);
- COMPARE(m1, m2, vdisplay);
- COMPARE(m1, m2, vsync_start);
- COMPARE(m1, m2, vsync_end);
- COMPARE(m1, m2, vtotal);
- COMPARE(m1, m2, vscan);
- COMPARE(m1, m2, vrefresh);
- COMPARE(m1, m2, flags);
- COMPARE(m1, m2, type);
- igt_assert(strcmp(m1->name, m2->name) == 0);
-}
-
-static void assert_drm_connectors_equal(drmModeConnectorPtr c1,
- drmModeConnectorPtr c2)
-{
- int i;
-
- COMPARE(c1, c2, connector_id);
- COMPARE(c1, c2, connector_type);
- COMPARE(c1, c2, connector_type_id);
- COMPARE(c1, c2, mmWidth);
- COMPARE(c1, c2, mmHeight);
- COMPARE(c1, c2, count_modes);
- COMPARE(c1, c2, count_props);
- COMPARE(c1, c2, count_encoders);
- COMPARE_ARRAY(c1, c2, c1->count_props, props);
- COMPARE_ARRAY(c1, c2, c1->count_encoders, encoders);
-
- for (i = 0; i < c1->count_modes; i++)
- assert_modes_equal(&c1->modes[0], &c2->modes[0]);
-}
-
-static void assert_drm_encoders_equal(drmModeEncoderPtr e1,
- drmModeEncoderPtr e2)
-{
- COMPARE(e1, e2, encoder_id);
- COMPARE(e1, e2, encoder_type);
- COMPARE(e1, e2, possible_crtcs);
- COMPARE(e1, e2, possible_clones);
-}
-
-static void assert_drm_crtcs_equal(drmModeCrtcPtr c1, drmModeCrtcPtr c2)
-{
- COMPARE(c1, c2, crtc_id);
-}
-
-static void assert_drm_edids_equal(drmModePropertyBlobPtr e1,
- drmModePropertyBlobPtr e2)
-{
- if (!e1 && !e2)
- return;
- igt_assert(e1 && e2);
-
- COMPARE(e1, e2, id);
- COMPARE(e1, e2, length);
-
- igt_assert(memcmp(e1->data, e2->data, e1->length) == 0);
-}
-
-static void assert_drm_infos_equal(struct compare_data *d1,
- struct compare_data *d2)
-{
- int i;
-
- assert_drm_resources_equal(d1, d2);
-
- for (i = 0; i < d1->res->count_connectors; i++) {
- assert_drm_connectors_equal(d1->connectors[i],
- d2->connectors[i]);
- assert_drm_edids_equal(d1->edids[i], d2->edids[i]);
- }
-
- for (i = 0; i < d1->res->count_encoders; i++)
- assert_drm_encoders_equal(d1->encoders[i], d2->encoders[i]);
-
- for (i = 0; i < d1->res->count_crtcs; i++)
- assert_drm_crtcs_equal(d1->crtcs[i], d2->crtcs[i]);
-}
-
-/* We could check the checksum too, but just the header is probably enough. */
-static bool edid_is_valid(const unsigned char *edid)
-{
- char edid_header[] = {
- 0x0, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0x0,
- };
-
- return (memcmp(edid, edid_header, sizeof(edid_header)) == 0);
-}
-
-static int count_drm_valid_edids(struct mode_set_data *data)
-{
- int i, ret = 0;
-
- for (i = 0; i < data->res->count_connectors; i++)
- if (data->edids[i] && edid_is_valid(data->edids[i]->data))
- ret++;
- return ret;
-}
-
-static bool i2c_edid_is_valid(int fd)
-{
- int rc;
- unsigned char edid[128] = {};
- struct i2c_msg msgs[] = {
- { /* Start at 0. */
- .addr = 0x50,
- .flags = 0,
- .len = 1,
- .buf = edid,
- }, { /* Now read the EDID. */
- .addr = 0x50,
- .flags = I2C_M_RD,
- .len = 128,
- .buf = edid,
- }
- };
- struct i2c_rdwr_ioctl_data msgset = {
- .msgs = msgs,
- .nmsgs = 2,
- };
-
- rc = ioctl(fd, I2C_RDWR, &msgset);
- return (rc >= 0) ? edid_is_valid(edid) : false;
-}
-
-static int count_i2c_valid_edids(void)
-{
- int fd, ret = 0;
- DIR *dir;
-
- struct dirent *dirent;
- char full_name[32];
-
- dir = opendir("/dev/");
- igt_assert(dir);
-
- while ((dirent = readdir(dir))) {
- if (strncmp(dirent->d_name, "i2c-", 4) == 0) {
- snprintf(full_name, 32, "/dev/%s", dirent->d_name);
- fd = open(full_name, O_RDWR);
- igt_assert(fd != -1);
- if (i2c_edid_is_valid(fd))
- ret++;
- close(fd);
- }
- }
-
- closedir(dir);
-
- return ret;
-}
-
-static void test_i2c(struct mode_set_data *data)
-{
- int i2c_edids = count_i2c_valid_edids();
- int drm_edids = count_drm_valid_edids(data);
-
- igt_assert_cmpint(i2c_edids, ==, drm_edids);
-}
-
-static void setup_pc8(void)
-{
- has_pc8 = false;
-
- /* Only Haswell supports the PC8 feature. */
- if (!IS_HASWELL(ms_data.devid) && !IS_BROADWELL(ms_data.devid))
- return;
-
- /* Make sure our Kernel supports MSR and the module is loaded. */
- igt_assert(system("modprobe -q msr > /dev/null 2>&1") != -1);
-
- msr_fd = open("/dev/cpu/0/msr", O_RDONLY);
- igt_assert_f(msr_fd >= 0,
- "Can't open /dev/cpu/0/msr.\n");
-
- /* Non-ULT machines don't support PC8+. */
- if (!supports_pc8_plus_residencies())
- return;
-
- pc8_status_fd = open("/sys/kernel/debug/dri/0/i915_pc8_status",
- O_RDONLY);
- igt_assert_f(pc8_status_fd >= 0,
- "Can't open /sys/kernel/debug/dri/0/i915_pc8_status");
-
- has_pc8 = true;
-}
-
-/* If we want to actually reach PC8+ states, we need to properly configure all
- * the devices on the system to allow this. This function will try to setup the
- * things we know we need, but won't scream in case anything fails: we don't
- * know which devices are present on your machine, so we can't really expect
- * anything, just try to help with the more common problems. */
-static void setup_non_graphics_runtime_pm(void)
-{
- int fd, i;
- char *file_name;
-
- /* Disk runtime PM policies. */
- file_name = malloc(PATH_MAX);
- for (i = 0; ; i++) {
-
- snprintf(file_name, PATH_MAX,
- "/sys/class/scsi_host/host%d/link_power_management_policy",
- i);
-
- fd = open(file_name, O_WRONLY);
- if (fd < 0)
- break;
-
- write(fd, "min_power\n", 10);
- close(fd);
- }
- free(file_name);
-
- /* Audio runtime PM policies. */
- fd = open("/sys/module/snd_hda_intel/parameters/power_save", O_WRONLY);
- if (fd >= 0) {
- write(fd, "1\n", 2);
- close(fd);
- }
- fd = open("/sys/bus/pci/devices/0000:00:03.0/power/control", O_WRONLY);
- if (fd >= 0) {
- write(fd, "auto\n", 5);
- close(fd);
- }
-}
-
-static void setup_environment(void)
-{
- drm_fd = drm_open_any();
- igt_assert(drm_fd >= 0);
-
- igt_require_f(drmSetMaster(drm_fd) == 0, "Can't become DRM master, "
- "please check if no other DRM client is running.\n");
-
- init_mode_set_data(&ms_data);
-
- setup_non_graphics_runtime_pm();
-
- has_runtime_pm = igt_setup_runtime_pm();
- setup_pc8();
-
- igt_info("Runtime PM support: %d\n", has_runtime_pm);
- igt_info("PC8 residency support: %d\n", has_pc8);
-
- igt_require(has_runtime_pm);
-}
-
-static void teardown_environment(void)
-{
- struct scanout_fb *fb, *fb_next;
-
- fb = fbs;
- while (fb) {
- fb_next = fb->next;
- free(fb);
- fb = fb_next;
- }
-
- fini_mode_set_data(&ms_data);
- drmClose(drm_fd);
- close(msr_fd);
- if (has_pc8)
- close(pc8_status_fd);
-}
-
-static void basic_subtest(void)
-{
- disable_all_screens(&ms_data);
- igt_assert(wait_for_suspended());
-
- enable_one_screen(&ms_data);
- igt_assert(wait_for_active());
-}
-
-static void pc8_residency_subtest(void)
-{
- igt_require(has_pc8);
-
- /* Make sure PC8+ residencies move! */
- disable_all_screens(&ms_data);
- igt_assert_f(pc8_plus_residency_changed(120),
- "Machine is not reaching PC8+ states, please check its "
- "configuration.\n");
-
- /* Make sure PC8+ residencies stop! */
- enable_one_screen(&ms_data);
- igt_assert_f(!pc8_plus_residency_changed(10),
- "PC8+ residency didn't stop with screen enabled.\n");
-}
-
-static void modeset_subtest(enum screen_type type, int rounds, int wait_flags)
-{
- int i;
-
- if (wait_flags & WAIT_PC8_RES)
- igt_require(has_pc8);
-
- for (i = 0; i < rounds; i++) {
- if (wait_flags & USE_DPMS)
- disable_all_screens_dpms(&ms_data);
- else
- disable_all_screens(&ms_data);
-
- if (wait_flags & WAIT_STATUS)
- igt_assert(wait_for_suspended());
- if (wait_flags & WAIT_PC8_RES)
- igt_assert(pc8_plus_residency_changed(120));
- if (wait_flags & WAIT_EXTRA)
- sleep(5);
-
- /* If we skip this line it's because the type of screen we want
- * is not connected. */
- igt_require(enable_one_screen_with_type(&ms_data, type));
- if (wait_flags & WAIT_STATUS)
- igt_assert(wait_for_active());
- if (wait_flags & WAIT_PC8_RES)
- igt_assert(!pc8_plus_residency_changed(5));
- if (wait_flags & WAIT_EXTRA)
- sleep(5);
- }
-}
-
-/* Test of the DRM resources reported by the IOCTLs are still the same. This
- * ensures we still see the monitors with the same eyes. We get the EDIDs and
- * compare them, which ensures we use DP AUX or GMBUS depending on what's
- * connected. */
-static void drm_resources_equal_subtest(void)
-{
- struct compare_data pre_suspend, during_suspend, post_suspend;
-
- enable_one_screen(&ms_data);
- igt_assert(wait_for_active());
- get_drm_info(&pre_suspend);
- igt_assert(wait_for_active());
-
- disable_all_screens(&ms_data);
- igt_assert(wait_for_suspended());
- get_drm_info(&during_suspend);
- igt_assert(wait_for_suspended());
-
- enable_one_screen(&ms_data);
- igt_assert(wait_for_active());
- get_drm_info(&post_suspend);
- igt_assert(wait_for_active());
-
- assert_drm_infos_equal(&pre_suspend, &during_suspend);
- assert_drm_infos_equal(&pre_suspend, &post_suspend);
-
- free_drm_info(&pre_suspend);
- free_drm_info(&during_suspend);
- free_drm_info(&post_suspend);
-}
-
-static void i2c_subtest_check_environment(void)
-{
- int i2c_dev_files = 0;
- DIR *dev_dir;
- struct dirent *dirent;
-
- /* Make sure the /dev/i2c-* files exist. */
- igt_assert(system("modprobe -q i2c-dev > /dev/null 2>&1") != -1);
-
- dev_dir = opendir("/dev");
- igt_assert(dev_dir);
- while ((dirent = readdir(dev_dir))) {
- if (strncmp(dirent->d_name, "i2c-", 4) == 0)
- i2c_dev_files++;
- }
- closedir(dev_dir);
- igt_require(i2c_dev_files);
-}
-
-/* Try to use raw I2C, which also needs interrupts. */
-static void i2c_subtest(void)
-{
- i2c_subtest_check_environment();
-
- enable_one_screen(&ms_data);
- igt_assert(wait_for_active());
-
- disable_all_screens(&ms_data);
- igt_assert(wait_for_suspended());
- test_i2c(&ms_data);
- igt_assert(wait_for_suspended());
-
- enable_one_screen(&ms_data);
-}
-
-static void read_full_file(const char *name)
-{
- int rc, fd;
- char buf[128];
-
- igt_assert_f(wait_for_suspended(), "File: %s\n", name);
-
- fd = open(name, O_RDONLY);
- if (fd < 0)
- return;
-
- do {
- rc = read(fd, buf, ARRAY_SIZE(buf));
- } while (rc == ARRAY_SIZE(buf));
-
- rc = close(fd);
- igt_assert(rc == 0);
-
- igt_assert_f(wait_for_suspended(), "File: %s\n", name);
-}
-
-static void read_files_from_dir(const char *name, int level)
-{
- DIR *dir;
- struct dirent *dirent;
- char *full_name;
- int rc;
-
- dir = opendir(name);
- igt_assert(dir);
-
- full_name = malloc(PATH_MAX);
-
- igt_assert(level < 128);
-
- while ((dirent = readdir(dir))) {
- struct stat stat_buf;
-
- if (strcmp(dirent->d_name, ".") == 0)
- continue;
- if (strcmp(dirent->d_name, "..") == 0)
- continue;
-
- snprintf(full_name, PATH_MAX, "%s/%s", name, dirent->d_name);
-
- rc = lstat(full_name, &stat_buf);
- igt_assert(rc == 0);
-
- if (S_ISDIR(stat_buf.st_mode))
- read_files_from_dir(full_name, level + 1);
-
- if (S_ISREG(stat_buf.st_mode))
- read_full_file(full_name);
- }
-
- free(full_name);
- closedir(dir);
-}
-
-/* This test will probably pass, with a small chance of hanging the machine in
- * case of bugs. Many of the bugs exercised by this patch just result in dmesg
- * errors, so a "pass" here should be confirmed by a check on dmesg. */
-static void debugfs_read_subtest(void)
-{
- const char *path = "/sys/kernel/debug/dri/0";
- DIR *dir;
-
- dir = opendir(path);
- igt_require_f(dir, "Can't open the debugfs directory\n");
- closedir(dir);
-
- disable_all_screens(&ms_data);
- igt_assert(wait_for_suspended());
-
- read_files_from_dir(path, 0);
-}
-
-/* Read the comment on debugfs_read_subtest(). */
-static void sysfs_read_subtest(void)
-{
- const char *path = "/sys/devices/pci0000:00/0000:00:02.0";
- DIR *dir;
-
- dir = opendir(path);
- igt_require_f(dir, "Can't open the sysfs directory\n");
- closedir(dir);
-
- disable_all_screens(&ms_data);
- igt_assert(wait_for_suspended());
-
- read_files_from_dir(path, 0);
-}
-
-/* Make sure we don't suspend when we have the i915_forcewake_user file open. */
-static void debugfs_forcewake_user_subtest(void)
-{
- int fd, rc;
-
- igt_require(intel_gen(ms_data.devid) >= 6);
-
- disable_all_screens(&ms_data);
- igt_assert(wait_for_suspended());
-
- fd = igt_open_forcewake_handle();
- igt_require(fd >= 0);
-
- if (has_runtime_pm) {
- igt_assert(wait_for_active());
- sleep(10);
- igt_assert(wait_for_active());
- } else {
- igt_assert(wait_for_suspended());
- }
-
- rc = close(fd);
- igt_assert(rc == 0);
-
- igt_assert(wait_for_suspended());
-}
-
-static void gem_mmap_subtest(bool gtt_mmap)
-{
- int i;
- uint32_t handle;
- int buf_size = 8192;
- uint8_t *gem_buf;
-
- /* Create, map and set data while the device is active. */
- enable_one_screen(&ms_data);
- igt_assert(wait_for_active());
-
- handle = gem_create(drm_fd, buf_size);
-
- if (gtt_mmap)
- gem_buf = gem_mmap__gtt(drm_fd, handle, buf_size,
- PROT_READ | PROT_WRITE);
- else
- gem_buf = gem_mmap__cpu(drm_fd, handle, buf_size, 0);
-
-
- for (i = 0; i < buf_size; i++)
- gem_buf[i] = i & 0xFF;
-
- for (i = 0; i < buf_size; i++)
- igt_assert(gem_buf[i] == (i & 0xFF));
-
- /* Now suspend, read and modify. */
- disable_all_screens(&ms_data);
- igt_assert(wait_for_suspended());
-
- for (i = 0; i < buf_size; i++)
- igt_assert(gem_buf[i] == (i & 0xFF));
- igt_assert(wait_for_suspended());
-
- for (i = 0; i < buf_size; i++)
- gem_buf[i] = (~i & 0xFF);
- igt_assert(wait_for_suspended());
-
- /* Now resume and see if it's still there. */
- enable_one_screen(&ms_data);
- igt_assert(wait_for_active());
- for (i = 0; i < buf_size; i++)
- igt_assert(gem_buf[i] == (~i & 0xFF));
-
- igt_assert(munmap(gem_buf, buf_size) == 0);
-
- /* Now the opposite: suspend, and try to create the mmap while
- * suspended. */
- disable_all_screens(&ms_data);
- igt_assert(wait_for_suspended());
-
- if (gtt_mmap)
- gem_buf = gem_mmap__gtt(drm_fd, handle, buf_size,
- PROT_READ | PROT_WRITE);
- else
- gem_buf = gem_mmap__cpu(drm_fd, handle, buf_size, 0);
-
- igt_assert(wait_for_suspended());
-
- for (i = 0; i < buf_size; i++)
- gem_buf[i] = i & 0xFF;
-
- for (i = 0; i < buf_size; i++)
- igt_assert(gem_buf[i] == (i & 0xFF));
-
- igt_assert(wait_for_suspended());
-
- /* Resume and check if it's still there. */
- enable_one_screen(&ms_data);
- igt_assert(wait_for_active());
- for (i = 0; i < buf_size; i++)
- igt_assert(gem_buf[i] == (i & 0xFF));
-
- igt_assert(munmap(gem_buf, buf_size) == 0);
- gem_close(drm_fd, handle);
-}
-
-static void gem_pread_subtest(void)
-{
- int i;
- uint32_t handle;
- int buf_size = 8192;
- uint8_t *cpu_buf, *read_buf;
-
- cpu_buf = malloc(buf_size);
- read_buf = malloc(buf_size);
- igt_assert(cpu_buf);
- igt_assert(read_buf);
- memset(cpu_buf, 0, buf_size);
- memset(read_buf, 0, buf_size);
-
- /* Create and set data while the device is active. */
- enable_one_screen(&ms_data);
- igt_assert(wait_for_active());
-
- handle = gem_create(drm_fd, buf_size);
-
- for (i = 0; i < buf_size; i++)
- cpu_buf[i] = i & 0xFF;
-
- gem_write(drm_fd, handle, 0, cpu_buf, buf_size);
-
- gem_read(drm_fd, handle, 0, read_buf, buf_size);
-
- for (i = 0; i < buf_size; i++)
- igt_assert(cpu_buf[i] == read_buf[i]);
-
- /* Now suspend, read and modify. */
- disable_all_screens(&ms_data);
- igt_assert(wait_for_suspended());
-
- memset(read_buf, 0, buf_size);
- gem_read(drm_fd, handle, 0, read_buf, buf_size);
-
- for (i = 0; i < buf_size; i++)
- igt_assert(cpu_buf[i] == read_buf[i]);
- igt_assert(wait_for_suspended());
-
- for (i = 0; i < buf_size; i++)
- cpu_buf[i] = (~i & 0xFF);
- gem_write(drm_fd, handle, 0, cpu_buf, buf_size);
- igt_assert(wait_for_suspended());
-
- /* Now resume and see if it's still there. */
- enable_one_screen(&ms_data);
- igt_assert(wait_for_active());
-
- memset(read_buf, 0, buf_size);
- gem_read(drm_fd, handle, 0, read_buf, buf_size);
-
- for (i = 0; i < buf_size; i++)
- igt_assert(cpu_buf[i] == read_buf[i]);
-
- gem_close(drm_fd, handle);
-
- free(cpu_buf);
- free(read_buf);
-}
-
-/* Paints a square of color $color, size $width x $height, at position $x x $y
- * of $dst_handle, which contains pitch $pitch. */
-static void submit_blt_cmd(uint32_t dst_handle, uint16_t x, uint16_t y,
- uint16_t width, uint16_t height, uint32_t pitch,
- uint32_t color, uint32_t *presumed_dst_offset)
-{
- int i, reloc_pos;
- uint32_t batch_handle;
- int batch_size = 8 * sizeof(uint32_t);
- uint32_t batch_buf[batch_size];
- struct drm_i915_gem_execbuffer2 execbuf = {};
- struct drm_i915_gem_exec_object2 objs[2] = {{}, {}};
- struct drm_i915_gem_relocation_entry relocs[1] = {{}};
- struct drm_i915_gem_wait gem_wait;
-
- i = 0;
-
- if (intel_gen(ms_data.devid) >= 8)
- batch_buf[i++] = XY_COLOR_BLT_CMD_NOLEN |
- XY_COLOR_BLT_WRITE_ALPHA |
- XY_COLOR_BLT_WRITE_RGB | 0x5;
- else
- batch_buf[i++] = XY_COLOR_BLT_CMD_NOLEN |
- XY_COLOR_BLT_WRITE_ALPHA |
- XY_COLOR_BLT_WRITE_RGB | 0x4;
- batch_buf[i++] = (3 << 24) | (0xF0 << 16) | (pitch);
- batch_buf[i++] = (y << 16) | x;
- batch_buf[i++] = ((y + height) << 16) | (x + width);
- reloc_pos = i;
- batch_buf[i++] = *presumed_dst_offset;
- if (intel_gen(ms_data.devid) >= 8)
- batch_buf[i++] = 0;
- batch_buf[i++] = color;
-
- batch_buf[i++] = MI_BATCH_BUFFER_END;
- if (intel_gen(ms_data.devid) < 8)
- batch_buf[i++] = MI_NOOP;
-
- igt_assert(i * sizeof(uint32_t) == batch_size);
-
- batch_handle = gem_create(drm_fd, batch_size);
- gem_write(drm_fd, batch_handle, 0, batch_buf, batch_size);
-
- relocs[0].target_handle = dst_handle;
- relocs[0].delta = 0;
- relocs[0].offset = reloc_pos * sizeof(uint32_t);
- relocs[0].presumed_offset = *presumed_dst_offset;
- relocs[0].read_domains = 0;
- relocs[0].write_domain = I915_GEM_DOMAIN_RENDER;
-
- objs[0].handle = dst_handle;
- objs[0].alignment = 64;
-
- objs[1].handle = batch_handle;
- objs[1].relocation_count = 1;
- objs[1].relocs_ptr = (uintptr_t)relocs;
-
- execbuf.buffers_ptr = (uintptr_t)objs;
- execbuf.buffer_count = 2;
- execbuf.batch_len = batch_size;
- execbuf.flags = I915_EXEC_BLT;
- i915_execbuffer2_set_context_id(execbuf, 0);
-
- do_ioctl(drm_fd, DRM_IOCTL_I915_GEM_EXECBUFFER2, &execbuf);
-
- *presumed_dst_offset = relocs[0].presumed_offset;
-
- gem_wait.flags = 0;
- gem_wait.timeout_ns = 10000000000LL; /* 10s */
-
- gem_wait.bo_handle = batch_handle;
- do_ioctl(drm_fd, DRM_IOCTL_I915_GEM_WAIT, &gem_wait);
-
- gem_wait.bo_handle = dst_handle;
- do_ioctl(drm_fd, DRM_IOCTL_I915_GEM_WAIT, &gem_wait);
-
- gem_close(drm_fd, batch_handle);
-}
-
-/* Make sure we can submit a batch buffer and verify its result. */
-static void gem_execbuf_subtest(void)
-{
- int x, y;
- uint32_t handle;
- int bpp = 4;
- int pitch = 128 * bpp;
- int dst_size = 128 * 128 * bpp; /* 128x128 square */
- uint32_t *cpu_buf;
- uint32_t presumed_offset = 0;
- int sq_x = 5, sq_y = 10, sq_w = 15, sq_h = 20;
- uint32_t color;
-
- /* Create and set data while the device is active. */
- enable_one_screen(&ms_data);
- igt_assert(wait_for_active());
-
- handle = gem_create(drm_fd, dst_size);
-
- cpu_buf = malloc(dst_size);
- igt_assert(cpu_buf);
- memset(cpu_buf, 0, dst_size);
- gem_write(drm_fd, handle, 0, cpu_buf, dst_size);
-
- /* Now suspend and try it. */
- disable_all_screens(&ms_data);
- igt_assert(wait_for_suspended());
-
- color = 0x12345678;
- submit_blt_cmd(handle, sq_x, sq_y, sq_w, sq_h, pitch, color,
- &presumed_offset);
- igt_assert(wait_for_suspended());
-
- gem_read(drm_fd, handle, 0, cpu_buf, dst_size);
- igt_assert(wait_for_suspended());
- for (y = 0; y < 128; y++) {
- for (x = 0; x < 128; x++) {
- uint32_t px = cpu_buf[y * 128 + x];
-
- if (y >= sq_y && y < (sq_y + sq_h) &&
- x >= sq_x && x < (sq_x + sq_w))
- igt_assert(px == color);
- else
- igt_assert(px == 0);
- }
- }
-
- /* Now resume and check for it again. */
- enable_one_screen(&ms_data);
- igt_assert(wait_for_active());
-
- memset(cpu_buf, 0, dst_size);
- gem_read(drm_fd, handle, 0, cpu_buf, dst_size);
- for (y = 0; y < 128; y++) {
- for (x = 0; x < 128; x++) {
- uint32_t px = cpu_buf[y * 128 + x];
-
- if (y >= sq_y && y < (sq_y + sq_h) &&
- x >= sq_x && x < (sq_x + sq_w))
- igt_assert(px == color);
- else
- igt_assert(px == 0);
- }
- }
-
- /* Now we'll do the opposite: do the blt while active, then read while
- * suspended. We use the same spot, but a different color. As a bonus,
- * we're testing the presumed_offset from the previous command. */
- color = 0x87654321;
- submit_blt_cmd(handle, sq_x, sq_y, sq_w, sq_h, pitch, color,
- &presumed_offset);
-
- disable_all_screens(&ms_data);
- igt_assert(wait_for_suspended());
-
- memset(cpu_buf, 0, dst_size);
- gem_read(drm_fd, handle, 0, cpu_buf, dst_size);
- for (y = 0; y < 128; y++) {
- for (x = 0; x < 128; x++) {
- uint32_t px = cpu_buf[y * 128 + x];
-
- if (y >= sq_y && y < (sq_y + sq_h) &&
- x >= sq_x && x < (sq_x + sq_w))
- igt_assert(px == color);
- else
- igt_assert(px == 0);
- }
- }
-
- gem_close(drm_fd, handle);
-
- free(cpu_buf);
-}
-
-/* Assuming execbuf already works, let's see what happens when we force many
- * suspend/resume cycles with commands. */
-static void gem_execbuf_stress_subtest(int rounds, int wait_flags)
-{
- int i;
- int batch_size = 4 * sizeof(uint32_t);
- uint32_t batch_buf[batch_size];
- uint32_t handle;
- struct drm_i915_gem_execbuffer2 execbuf = {};
- struct drm_i915_gem_exec_object2 objs[1] = {{}};
-
- if (wait_flags & WAIT_PC8_RES)
- igt_require(has_pc8);
-
- i = 0;
- batch_buf[i++] = MI_NOOP;
- batch_buf[i++] = MI_NOOP;
- batch_buf[i++] = MI_BATCH_BUFFER_END;
- batch_buf[i++] = MI_NOOP;
- igt_assert(i * sizeof(uint32_t) == batch_size);
-
- disable_all_screens(&ms_data);
- igt_assert(wait_for_suspended());
-
- handle = gem_create(drm_fd, batch_size);
- gem_write(drm_fd, handle, 0, batch_buf, batch_size);
-
- objs[0].handle = handle;
-
- execbuf.buffers_ptr = (uintptr_t)objs;
- execbuf.buffer_count = 1;
- execbuf.batch_len = batch_size;
- execbuf.flags = I915_EXEC_RENDER;
- i915_execbuffer2_set_context_id(execbuf, 0);
-
- for (i = 0; i < rounds; i++) {
- do_ioctl(drm_fd, DRM_IOCTL_I915_GEM_EXECBUFFER2, &execbuf);
-
- if (wait_flags & WAIT_STATUS)
- igt_assert(wait_for_suspended());
- if (wait_flags & WAIT_PC8_RES)
- igt_assert(pc8_plus_residency_changed(120));
- if (wait_flags & WAIT_EXTRA)
- sleep(5);
- }
-
- gem_close(drm_fd, handle);
-}
-
-/* When this test was written, it triggered WARNs and DRM_ERRORs on dmesg. */
-static void gem_idle_subtest(void)
-{
- disable_all_screens(&ms_data);
- igt_assert(wait_for_suspended());
-
- sleep(5);
-
- gem_quiescent_gpu(drm_fd);
-}
-
-/* This also triggered WARNs on dmesg at some point. */
-static void reg_read_ioctl_subtest(void)
-{
- struct drm_i915_reg_read rr = {
- .offset = 0x2358, /* render ring timestamp */
- };
-
- disable_all_screens(&ms_data);
- igt_assert(wait_for_suspended());
-
- do_ioctl(drm_fd, DRM_IOCTL_I915_REG_READ, &rr);
-
- igt_assert(wait_for_suspended());
-}
-
-static bool device_in_pci_d3(void)
-{
- struct pci_device *pci_dev;
- int rc;
- uint16_t val;
-
- pci_dev = intel_get_pci_device();
-
- rc = pci_device_cfg_read_u16(pci_dev, &val, 0xd4);
- igt_assert(rc == 0);
-
- return (val & 0x3) == 0x3;
-}
-
-static void pci_d3_state_subtest(void)
-{
- igt_require(has_runtime_pm);
-
- disable_all_screens(&ms_data);
- igt_assert(wait_for_suspended());
-
- igt_assert(device_in_pci_d3());
-
- enable_one_screen(&ms_data);
- igt_assert(wait_for_active());
-
- igt_assert(!device_in_pci_d3());
-}
-
-static void stay_subtest(void)
-{
- disable_all_screens(&ms_data);
- igt_assert(wait_for_suspended());
-
- while (1)
- sleep(600);
-}
-
-static void system_suspend_subtest(void)
-{
- disable_all_screens(&ms_data);
- igt_assert(wait_for_suspended());
- igt_system_suspend_autoresume();
- igt_assert(wait_for_suspended());
-}
-
-int main(int argc, char *argv[])
-{
- int rounds = 50;
- bool stay = false;
-
- igt_subtest_init(argc, argv);
-
- /* The --quick option makes the stress tests not so stressful. Useful
- * when you're developing and just want to make a quick test to make
- * sure you didn't break everything. */
- if (argc > 1 && strcmp(argv[1], "--quick") == 0)
- rounds = 10;
-
- /* The --stay option enables a mode where we disable all the screens,
- * then stay like that, runtime suspended. This mode is useful for
- * running manual tests while debugging. */
- if (argc > 1 && strcmp(argv[1], "--stay") == 0)
- stay = true;
-
- /* Skip instead of failing in case the machine is not prepared to reach
- * PC8+. We don't want bug reports from cases where the machine is just
- * not properly configured. */
- igt_fixture
- setup_environment();
-
- if (stay)
- igt_subtest("stay")
- stay_subtest();
-
- /* Essential things */
- igt_subtest("rte")
- basic_subtest();
- igt_subtest("drm-resources-equal")
- drm_resources_equal_subtest();
- igt_subtest("pci-d3-state")
- pci_d3_state_subtest();
-
- /* Basic modeset */
- igt_subtest("modeset-lpsp")
- modeset_subtest(SCREEN_TYPE_LPSP, 1, WAIT_STATUS);
- igt_subtest("modeset-non-lpsp")
- modeset_subtest(SCREEN_TYPE_NON_LPSP, 1, WAIT_STATUS);
- igt_subtest("dpms-lpsp")
- modeset_subtest(SCREEN_TYPE_LPSP, 1, WAIT_STATUS | USE_DPMS);
- igt_subtest("dpms-non-lpsp")
- modeset_subtest(SCREEN_TYPE_NON_LPSP, 1, WAIT_STATUS | USE_DPMS);
-
- /* GEM */
- igt_subtest("gem-mmap-cpu")
- gem_mmap_subtest(false);
- igt_subtest("gem-mmap-gtt")
- gem_mmap_subtest(true);
- igt_subtest("gem-pread")
- gem_pread_subtest();
- igt_subtest("gem-execbuf")
- gem_execbuf_subtest();
- igt_subtest("gem-idle")
- gem_idle_subtest();
-
- /* Misc */
- igt_subtest("reg-read-ioctl")
- reg_read_ioctl_subtest();
- igt_subtest("i2c")
- i2c_subtest();
- igt_subtest("pc8-residency")
- pc8_residency_subtest();
- igt_subtest("debugfs-read")
- debugfs_read_subtest();
- igt_subtest("debugfs-forcewake-user")
- debugfs_forcewake_user_subtest();
- igt_subtest("sysfs-read")
- sysfs_read_subtest();
-
- /* Modeset stress */
- igt_subtest("modeset-lpsp-stress")
- modeset_subtest(SCREEN_TYPE_LPSP, rounds, WAIT_STATUS);
- igt_subtest("modeset-non-lpsp-stress")
- modeset_subtest(SCREEN_TYPE_NON_LPSP, rounds, WAIT_STATUS);
- igt_subtest("modeset-lpsp-stress-no-wait")
- modeset_subtest(SCREEN_TYPE_LPSP, rounds, DONT_WAIT);
- igt_subtest("modeset-non-lpsp-stress-no-wait")
- modeset_subtest(SCREEN_TYPE_NON_LPSP, rounds, DONT_WAIT);
- igt_subtest("modeset-pc8-residency-stress")
- modeset_subtest(SCREEN_TYPE_ANY, rounds, WAIT_PC8_RES);
- igt_subtest("modeset-stress-extra-wait")
- modeset_subtest(SCREEN_TYPE_ANY, rounds,
- WAIT_STATUS | WAIT_EXTRA);
-
- /* System suspend */
- igt_subtest("system-suspend")
- system_suspend_subtest();
-
- /* GEM stress */
- igt_subtest("gem-execbuf-stress")
- gem_execbuf_stress_subtest(rounds, WAIT_STATUS);
- igt_subtest("gem-execbuf-stress-pc8")
- gem_execbuf_stress_subtest(rounds, WAIT_PC8_RES);
- igt_subtest("gem-execbuf-stress-extra-wait")
- gem_execbuf_stress_subtest(rounds, WAIT_STATUS | WAIT_EXTRA);
-
- igt_fixture
- teardown_environment();
-
- igt_exit();
-}
diff --git a/tests/pm_rpm.c b/tests/pm_rpm.c
new file mode 100644
index 000000000000..323e0729b9e6
--- /dev/null
+++ b/tests/pm_rpm.c
@@ -0,0 +1,1497 @@
+/*
+ * Copyright © 2013 Intel Corporation
+ *
+ * Permission is hereby granted, free of charge, to any person obtaining a
+ * copy of this software and associated documentation files (the "Software"),
+ * to deal in the Software without restriction, including without limitation
+ * the rights to use, copy, modify, merge, publish, distribute, sublicense,
+ * and/or sell copies of the Software, and to permit persons to whom the
+ * Software is furnished to do so, subject to the following conditions:
+ *
+ * The above copyright notice and this permission notice (including the next
+ * paragraph) shall be included in all copies or substantial portions of the
+ * Software.
+ *
+ * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
+ * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
+ * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
+ * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
+ * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
+ * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
+ * IN THE SOFTWARE.
+ *
+ * Authors:
+ * Paulo Zanoni <paulo.r.zanoni@xxxxxxxxx>
+ *
+ */
+
+#include <stdio.h>
+#include <stdint.h>
+#include <stdbool.h>
+#include <string.h>
+
+#include <unistd.h>
+#include <fcntl.h>
+#include <dirent.h>
+#include <sys/ioctl.h>
+#include <sys/mman.h>
+#include <sys/types.h>
+#include <sys/stat.h>
+#include <linux/i2c.h>
+#include <linux/i2c-dev.h>
+
+#include <drm.h>
+
+#include "drmtest.h"
+#include "intel_batchbuffer.h"
+#include "intel_io.h"
+#include "intel_chipset.h"
+#include "ioctl_wrappers.h"
+#include "igt_aux.h"
+#include "igt_kms.h"
+#include "igt_debugfs.h"
+
+#define MSR_PC8_RES 0x630
+#define MSR_PC9_RES 0x631
+#define MSR_PC10_RES 0x632
+
+#define MAX_CONNECTORS 32
+#define MAX_ENCODERS 32
+#define MAX_CRTCS 16
+
+#define POWER_DIR "/sys/devices/pci0000:00/0000:00:02.0/power"
+
+enum pc8_status {
+ PC8_ENABLED,
+ PC8_DISABLED
+};
+
+enum screen_type {
+ SCREEN_TYPE_LPSP,
+ SCREEN_TYPE_NON_LPSP,
+ SCREEN_TYPE_ANY,
+};
+
+/* Wait flags */
+#define DONT_WAIT 0
+#define WAIT_STATUS 1
+#define WAIT_PC8_RES 2
+#define WAIT_EXTRA 4
+#define USE_DPMS 8
+
+int drm_fd, msr_fd, pm_status_fd, pc8_status_fd;
+bool has_runtime_pm, has_pc8;
+struct mode_set_data ms_data;
+struct scanout_fb *fbs = NULL;
+
+/* Stuff used when creating FBs and mode setting. */
+struct mode_set_data {
+ drmModeResPtr res;
+ drmModeConnectorPtr connectors[MAX_CONNECTORS];
+ drmModePropertyBlobPtr edids[MAX_CONNECTORS];
+
+ uint32_t devid;
+};
+
+/* Stuff we query at different times so we can compare. */
+struct compare_data {
+ drmModeResPtr res;
+ drmModeEncoderPtr encoders[MAX_ENCODERS];
+ drmModeConnectorPtr connectors[MAX_CONNECTORS];
+ drmModeCrtcPtr crtcs[MAX_CRTCS];
+ drmModePropertyBlobPtr edids[MAX_CONNECTORS];
+};
+
+/* During the stress tests we want to be as fast as possible, so use pre-created
+ * FBs instead of creating them again and again. */
+struct scanout_fb {
+ uint32_t handle;
+ int width;
+ int height;
+ struct scanout_fb *next;
+};
+
+/* If the read fails, then the machine doesn't support PC8+ residencies. */
+static bool supports_pc8_plus_residencies(void)
+{
+ int rc;
+ uint64_t val;
+
+ rc = pread(msr_fd, &val, sizeof(uint64_t), MSR_PC8_RES);
+ if (rc != sizeof(val))
+ return false;
+ rc = pread(msr_fd, &val, sizeof(uint64_t), MSR_PC9_RES);
+ if (rc != sizeof(val))
+ return false;
+ rc = pread(msr_fd, &val, sizeof(uint64_t), MSR_PC10_RES);
+ if (rc != sizeof(val))
+ return false;
+
+ return true;
+}
+
+static uint64_t get_residency(uint32_t type)
+{
+ int rc;
+ uint64_t ret;
+
+ rc = pread(msr_fd, &ret, sizeof(uint64_t), type);
+ igt_assert(rc == sizeof(ret));
+
+ return ret;
+}
+
+static bool pc8_plus_residency_changed(unsigned int timeout_sec)
+{
+ unsigned int i;
+ uint64_t res_pc8, res_pc9, res_pc10;
+ int to_sleep = 100 * 1000;
+
+ res_pc8 = get_residency(MSR_PC8_RES);
+ res_pc9 = get_residency(MSR_PC9_RES);
+ res_pc10 = get_residency(MSR_PC10_RES);
+
+ for (i = 0; i < timeout_sec * 1000 * 1000; i += to_sleep) {
+ if (res_pc8 != get_residency(MSR_PC8_RES) ||
+ res_pc9 != get_residency(MSR_PC9_RES) ||
+ res_pc10 != get_residency(MSR_PC10_RES)) {
+ return true;
+ }
+ usleep(to_sleep);
+ }
+
+ return false;
+}
+
+static enum pc8_status get_pc8_status(void)
+{
+ ssize_t n_read;
+ char buf[150]; /* The whole file has less than 100 chars. */
+
+ lseek(pc8_status_fd, 0, SEEK_SET);
+ n_read = read(pc8_status_fd, buf, ARRAY_SIZE(buf));
+ igt_assert(n_read >= 0);
+ buf[n_read] = '\0';
+
+ if (strstr(buf, "\nEnabled: yes\n"))
+ return PC8_ENABLED;
+ else
+ return PC8_DISABLED;
+}
+
+static bool wait_for_pc8_status(enum pc8_status status)
+{
+ int i;
+ int hundred_ms = 100 * 1000, ten_s = 10 * 1000 * 1000;
+
+ for (i = 0; i < ten_s; i += hundred_ms) {
+ if (get_pc8_status() == status)
+ return true;
+
+ usleep(hundred_ms);
+ }
+
+ return false;
+}
+
+static bool wait_for_suspended(void)
+{
+ if (has_pc8 && !has_runtime_pm)
+ return wait_for_pc8_status(PC8_ENABLED);
+ else
+ return igt_wait_for_pm_status(IGT_RUNTIME_PM_STATUS_SUSPENDED);
+}
+
+static bool wait_for_active(void)
+{
+ if (has_pc8 && !has_runtime_pm)
+ return wait_for_pc8_status(PC8_DISABLED);
+ else
+ return igt_wait_for_pm_status(IGT_RUNTIME_PM_STATUS_ACTIVE);
+}
+
+static void disable_all_screens_dpms(struct mode_set_data *data)
+{
+ int i;
+
+ for (i = 0; i < data->res->count_connectors; i++) {
+ drmModeConnectorPtr c = data->connectors[i];
+
+ kmstest_set_connector_dpms(drm_fd, c, DRM_MODE_DPMS_OFF);
+ }
+}
+
+static void disable_all_screens(struct mode_set_data *data)
+{
+ int i, rc;
+
+ for (i = 0; i < data->res->count_crtcs; i++) {
+ rc = drmModeSetCrtc(drm_fd, data->res->crtcs[i], -1, 0, 0,
+ NULL, 0, NULL);
+ igt_assert(rc == 0);
+ }
+}
+
+static struct scanout_fb *create_fb(struct mode_set_data *data, int width,
+ int height)
+{
+ struct scanout_fb *fb_info;
+ struct igt_fb fb;
+ cairo_t *cr;
+
+ fb_info = malloc(sizeof(struct scanout_fb));
+ igt_assert(fb_info);
+
+ fb_info->handle = igt_create_fb(drm_fd, width, height,
+ DRM_FORMAT_XRGB8888,
+ false, &fb);
+ fb_info->width = width;
+ fb_info->height = height;
+ fb_info->next = NULL;
+
+ cr = igt_get_cairo_ctx(drm_fd, &fb);
+ igt_paint_test_pattern(cr, width, height);
+ cairo_destroy(cr);
+
+ return fb_info;
+}
+
+static uint32_t get_fb(struct mode_set_data *data, int width, int height)
+{
+ struct scanout_fb *fb;
+
+ if (!fbs) {
+ fbs = create_fb(data, width, height);
+ return fbs->handle;
+ }
+
+ for (fb = fbs; fb != NULL; fb = fb->next) {
+ if (fb->width == width && fb->height == height)
+ return fb->handle;
+
+ if (!fb->next) {
+ fb->next = create_fb(data, width, height);
+ return fb->next->handle;
+ }
+ }
+ igt_assert(false);
+}
+
+static bool enable_one_screen_with_type(struct mode_set_data *data,
+ enum screen_type type)
+{
+ uint32_t crtc_id = 0, buffer_id = 0, connector_id = 0;
+ drmModeModeInfoPtr mode = NULL;
+ int i, rc;
+
+ for (i = 0; i < data->res->count_connectors; i++) {
+ drmModeConnectorPtr c = data->connectors[i];
+
+ if (type == SCREEN_TYPE_LPSP &&
+ c->connector_type != DRM_MODE_CONNECTOR_eDP)
+ continue;
+
+ if (type == SCREEN_TYPE_NON_LPSP &&
+ c->connector_type == DRM_MODE_CONNECTOR_eDP)
+ continue;
+
+ if (c->connection == DRM_MODE_CONNECTED && c->count_modes) {
+ connector_id = c->connector_id;
+ mode = &c->modes[0];
+ break;
+ }
+ }
+
+ if (connector_id == 0)
+ return false;
+
+ crtc_id = data->res->crtcs[0];
+ buffer_id = get_fb(data, mode->hdisplay, mode->vdisplay);
+
+ igt_assert(crtc_id);
+ igt_assert(buffer_id);
+ igt_assert(connector_id);
+ igt_assert(mode);
+
+ rc = drmModeSetCrtc(drm_fd, crtc_id, buffer_id, 0, 0, &connector_id,
+ 1, mode);
+ igt_assert(rc == 0);
+
+ return true;
+}
+
+static void enable_one_screen(struct mode_set_data *data)
+{
+ /* SKIP if there are no connected screens. */
+ igt_require(enable_one_screen_with_type(data, SCREEN_TYPE_ANY));
+}
+
+static drmModePropertyBlobPtr get_connector_edid(drmModeConnectorPtr connector,
+ int index)
+{
+ unsigned int i;
+ drmModeObjectPropertiesPtr props;
+ drmModePropertyBlobPtr ret = NULL;
+
+ props = drmModeObjectGetProperties(drm_fd, connector->connector_id,
+ DRM_MODE_OBJECT_CONNECTOR);
+
+ for (i = 0; i < props->count_props; i++) {
+ drmModePropertyPtr prop = drmModeGetProperty(drm_fd,
+ props->props[i]);
+
+ if (strcmp(prop->name, "EDID") == 0) {
+ igt_assert(prop->flags & DRM_MODE_PROP_BLOB);
+ igt_assert(prop->count_blobs == 0);
+ ret = drmModeGetPropertyBlob(drm_fd,
+ props->prop_values[i]);
+ }
+
+ drmModeFreeProperty(prop);
+ }
+
+ drmModeFreeObjectProperties(props);
+ return ret;
+}
+
+static void init_mode_set_data(struct mode_set_data *data)
+{
+ int i;
+
+ data->res = drmModeGetResources(drm_fd);
+ igt_assert(data->res);
+ igt_assert(data->res->count_connectors <= MAX_CONNECTORS);
+
+ for (i = 0; i < data->res->count_connectors; i++) {
+ data->connectors[i] = drmModeGetConnector(drm_fd,
+ data->res->connectors[i]);
+ data->edids[i] = get_connector_edid(data->connectors[i], i);
+ }
+
+ data->devid = intel_get_drm_devid(drm_fd);
+
+ igt_set_vt_graphics_mode();
+}
+
+static void fini_mode_set_data(struct mode_set_data *data)
+{
+ int i;
+
+ for (i = 0; i < data->res->count_connectors; i++) {
+ drmModeFreeConnector(data->connectors[i]);
+ drmModeFreePropertyBlob(data->edids[i]);
+ }
+ drmModeFreeResources(data->res);
+}
+
+static void get_drm_info(struct compare_data *data)
+{
+ int i;
+
+ data->res = drmModeGetResources(drm_fd);
+ igt_assert(data->res);
+
+ igt_assert(data->res->count_connectors <= MAX_CONNECTORS);
+ igt_assert(data->res->count_encoders <= MAX_ENCODERS);
+ igt_assert(data->res->count_crtcs <= MAX_CRTCS);
+
+ for (i = 0; i < data->res->count_connectors; i++) {
+ data->connectors[i] = drmModeGetConnector(drm_fd,
+ data->res->connectors[i]);
+ data->edids[i] = get_connector_edid(data->connectors[i], i);
+ }
+ for (i = 0; i < data->res->count_encoders; i++)
+ data->encoders[i] = drmModeGetEncoder(drm_fd,
+ data->res->encoders[i]);
+ for (i = 0; i < data->res->count_crtcs; i++)
+ data->crtcs[i] = drmModeGetCrtc(drm_fd, data->res->crtcs[i]);
+}
+
+static void free_drm_info(struct compare_data *data)
+{
+ int i;
+
+ for (i = 0; i < data->res->count_connectors; i++) {
+ drmModeFreeConnector(data->connectors[i]);
+ drmModeFreePropertyBlob(data->edids[i]);
+ }
+ for (i = 0; i < data->res->count_encoders; i++)
+ drmModeFreeEncoder(data->encoders[i]);
+ for (i = 0; i < data->res->count_crtcs; i++)
+ drmModeFreeCrtc(data->crtcs[i]);
+
+ drmModeFreeResources(data->res);
+}
+
+#define COMPARE(d1, d2, data) igt_assert(d1->data == d2->data)
+#define COMPARE_ARRAY(d1, d2, size, data) do { \
+ for (i = 0; i < size; i++) \
+ igt_assert(d1->data[i] == d2->data[i]); \
+} while (0)
+
+static void assert_drm_resources_equal(struct compare_data *d1,
+ struct compare_data *d2)
+{
+ COMPARE(d1, d2, res->count_connectors);
+ COMPARE(d1, d2, res->count_encoders);
+ COMPARE(d1, d2, res->count_crtcs);
+ COMPARE(d1, d2, res->min_width);
+ COMPARE(d1, d2, res->max_width);
+ COMPARE(d1, d2, res->min_height);
+ COMPARE(d1, d2, res->max_height);
+}
+
+static void assert_modes_equal(drmModeModeInfoPtr m1, drmModeModeInfoPtr m2)
+{
+ COMPARE(m1, m2, clock);
+ COMPARE(m1, m2, hdisplay);
+ COMPARE(m1, m2, hsync_start);
+ COMPARE(m1, m2, hsync_end);
+ COMPARE(m1, m2, htotal);
+ COMPARE(m1, m2, hskew);
+ COMPARE(m1, m2, vdisplay);
+ COMPARE(m1, m2, vsync_start);
+ COMPARE(m1, m2, vsync_end);
+ COMPARE(m1, m2, vtotal);
+ COMPARE(m1, m2, vscan);
+ COMPARE(m1, m2, vrefresh);
+ COMPARE(m1, m2, flags);
+ COMPARE(m1, m2, type);
+ igt_assert(strcmp(m1->name, m2->name) == 0);
+}
+
+static void assert_drm_connectors_equal(drmModeConnectorPtr c1,
+ drmModeConnectorPtr c2)
+{
+ int i;
+
+ COMPARE(c1, c2, connector_id);
+ COMPARE(c1, c2, connector_type);
+ COMPARE(c1, c2, connector_type_id);
+ COMPARE(c1, c2, mmWidth);
+ COMPARE(c1, c2, mmHeight);
+ COMPARE(c1, c2, count_modes);
+ COMPARE(c1, c2, count_props);
+ COMPARE(c1, c2, count_encoders);
+ COMPARE_ARRAY(c1, c2, c1->count_props, props);
+ COMPARE_ARRAY(c1, c2, c1->count_encoders, encoders);
+
+ for (i = 0; i < c1->count_modes; i++)
+ assert_modes_equal(&c1->modes[0], &c2->modes[0]);
+}
+
+static void assert_drm_encoders_equal(drmModeEncoderPtr e1,
+ drmModeEncoderPtr e2)
+{
+ COMPARE(e1, e2, encoder_id);
+ COMPARE(e1, e2, encoder_type);
+ COMPARE(e1, e2, possible_crtcs);
+ COMPARE(e1, e2, possible_clones);
+}
+
+static void assert_drm_crtcs_equal(drmModeCrtcPtr c1, drmModeCrtcPtr c2)
+{
+ COMPARE(c1, c2, crtc_id);
+}
+
+static void assert_drm_edids_equal(drmModePropertyBlobPtr e1,
+ drmModePropertyBlobPtr e2)
+{
+ if (!e1 && !e2)
+ return;
+ igt_assert(e1 && e2);
+
+ COMPARE(e1, e2, id);
+ COMPARE(e1, e2, length);
+
+ igt_assert(memcmp(e1->data, e2->data, e1->length) == 0);
+}
+
+static void assert_drm_infos_equal(struct compare_data *d1,
+ struct compare_data *d2)
+{
+ int i;
+
+ assert_drm_resources_equal(d1, d2);
+
+ for (i = 0; i < d1->res->count_connectors; i++) {
+ assert_drm_connectors_equal(d1->connectors[i],
+ d2->connectors[i]);
+ assert_drm_edids_equal(d1->edids[i], d2->edids[i]);
+ }
+
+ for (i = 0; i < d1->res->count_encoders; i++)
+ assert_drm_encoders_equal(d1->encoders[i], d2->encoders[i]);
+
+ for (i = 0; i < d1->res->count_crtcs; i++)
+ assert_drm_crtcs_equal(d1->crtcs[i], d2->crtcs[i]);
+}
+
+/* We could check the checksum too, but just the header is probably enough. */
+static bool edid_is_valid(const unsigned char *edid)
+{
+ char edid_header[] = {
+ 0x0, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0x0,
+ };
+
+ return (memcmp(edid, edid_header, sizeof(edid_header)) == 0);
+}
+
+static int count_drm_valid_edids(struct mode_set_data *data)
+{
+ int i, ret = 0;
+
+ for (i = 0; i < data->res->count_connectors; i++)
+ if (data->edids[i] && edid_is_valid(data->edids[i]->data))
+ ret++;
+ return ret;
+}
+
+static bool i2c_edid_is_valid(int fd)
+{
+ int rc;
+ unsigned char edid[128] = {};
+ struct i2c_msg msgs[] = {
+ { /* Start at 0. */
+ .addr = 0x50,
+ .flags = 0,
+ .len = 1,
+ .buf = edid,
+ }, { /* Now read the EDID. */
+ .addr = 0x50,
+ .flags = I2C_M_RD,
+ .len = 128,
+ .buf = edid,
+ }
+ };
+ struct i2c_rdwr_ioctl_data msgset = {
+ .msgs = msgs,
+ .nmsgs = 2,
+ };
+
+ rc = ioctl(fd, I2C_RDWR, &msgset);
+ return (rc >= 0) ? edid_is_valid(edid) : false;
+}
+
+static int count_i2c_valid_edids(void)
+{
+ int fd, ret = 0;
+ DIR *dir;
+
+ struct dirent *dirent;
+ char full_name[32];
+
+ dir = opendir("/dev/");
+ igt_assert(dir);
+
+ while ((dirent = readdir(dir))) {
+ if (strncmp(dirent->d_name, "i2c-", 4) == 0) {
+ snprintf(full_name, 32, "/dev/%s", dirent->d_name);
+ fd = open(full_name, O_RDWR);
+ igt_assert(fd != -1);
+ if (i2c_edid_is_valid(fd))
+ ret++;
+ close(fd);
+ }
+ }
+
+ closedir(dir);
+
+ return ret;
+}
+
+static void test_i2c(struct mode_set_data *data)
+{
+ int i2c_edids = count_i2c_valid_edids();
+ int drm_edids = count_drm_valid_edids(data);
+
+ igt_assert_cmpint(i2c_edids, ==, drm_edids);
+}
+
+static void setup_pc8(void)
+{
+ has_pc8 = false;
+
+ /* Only Haswell supports the PC8 feature. */
+ if (!IS_HASWELL(ms_data.devid) && !IS_BROADWELL(ms_data.devid))
+ return;
+
+ /* Make sure our Kernel supports MSR and the module is loaded. */
+ igt_assert(system("modprobe -q msr > /dev/null 2>&1") != -1);
+
+ msr_fd = open("/dev/cpu/0/msr", O_RDONLY);
+ igt_assert_f(msr_fd >= 0,
+ "Can't open /dev/cpu/0/msr.\n");
+
+ /* Non-ULT machines don't support PC8+. */
+ if (!supports_pc8_plus_residencies())
+ return;
+
+ pc8_status_fd = open("/sys/kernel/debug/dri/0/i915_pc8_status",
+ O_RDONLY);
+ igt_assert_f(pc8_status_fd >= 0,
+ "Can't open /sys/kernel/debug/dri/0/i915_pc8_status");
+
+ has_pc8 = true;
+}
+
+/* If we want to actually reach PC8+ states, we need to properly configure all
+ * the devices on the system to allow this. This function will try to setup the
+ * things we know we need, but won't scream in case anything fails: we don't
+ * know which devices are present on your machine, so we can't really expect
+ * anything, just try to help with the more common problems. */
+static void setup_non_graphics_runtime_pm(void)
+{
+ int fd, i;
+ char *file_name;
+
+ /* Disk runtime PM policies. */
+ file_name = malloc(PATH_MAX);
+ for (i = 0; ; i++) {
+
+ snprintf(file_name, PATH_MAX,
+ "/sys/class/scsi_host/host%d/link_power_management_policy",
+ i);
+
+ fd = open(file_name, O_WRONLY);
+ if (fd < 0)
+ break;
+
+ write(fd, "min_power\n", 10);
+ close(fd);
+ }
+ free(file_name);
+
+ /* Audio runtime PM policies. */
+ fd = open("/sys/module/snd_hda_intel/parameters/power_save", O_WRONLY);
+ if (fd >= 0) {
+ write(fd, "1\n", 2);
+ close(fd);
+ }
+ fd = open("/sys/bus/pci/devices/0000:00:03.0/power/control", O_WRONLY);
+ if (fd >= 0) {
+ write(fd, "auto\n", 5);
+ close(fd);
+ }
+}
+
+static void setup_environment(void)
+{
+ drm_fd = drm_open_any();
+ igt_assert(drm_fd >= 0);
+
+ igt_require_f(drmSetMaster(drm_fd) == 0, "Can't become DRM master, "
+ "please check if no other DRM client is running.\n");
+
+ init_mode_set_data(&ms_data);
+
+ setup_non_graphics_runtime_pm();
+
+ has_runtime_pm = igt_setup_runtime_pm();
+ setup_pc8();
+
+ igt_info("Runtime PM support: %d\n", has_runtime_pm);
+ igt_info("PC8 residency support: %d\n", has_pc8);
+
+ igt_require(has_runtime_pm);
+}
+
+static void teardown_environment(void)
+{
+ struct scanout_fb *fb, *fb_next;
+
+ fb = fbs;
+ while (fb) {
+ fb_next = fb->next;
+ free(fb);
+ fb = fb_next;
+ }
+
+ fini_mode_set_data(&ms_data);
+ drmClose(drm_fd);
+ close(msr_fd);
+ if (has_pc8)
+ close(pc8_status_fd);
+}
+
+static void basic_subtest(void)
+{
+ disable_all_screens(&ms_data);
+ igt_assert(wait_for_suspended());
+
+ enable_one_screen(&ms_data);
+ igt_assert(wait_for_active());
+}
+
+static void pc8_residency_subtest(void)
+{
+ igt_require(has_pc8);
+
+ /* Make sure PC8+ residencies move! */
+ disable_all_screens(&ms_data);
+ igt_assert_f(pc8_plus_residency_changed(120),
+ "Machine is not reaching PC8+ states, please check its "
+ "configuration.\n");
+
+ /* Make sure PC8+ residencies stop! */
+ enable_one_screen(&ms_data);
+ igt_assert_f(!pc8_plus_residency_changed(10),
+ "PC8+ residency didn't stop with screen enabled.\n");
+}
+
+static void modeset_subtest(enum screen_type type, int rounds, int wait_flags)
+{
+ int i;
+
+ if (wait_flags & WAIT_PC8_RES)
+ igt_require(has_pc8);
+
+ for (i = 0; i < rounds; i++) {
+ if (wait_flags & USE_DPMS)
+ disable_all_screens_dpms(&ms_data);
+ else
+ disable_all_screens(&ms_data);
+
+ if (wait_flags & WAIT_STATUS)
+ igt_assert(wait_for_suspended());
+ if (wait_flags & WAIT_PC8_RES)
+ igt_assert(pc8_plus_residency_changed(120));
+ if (wait_flags & WAIT_EXTRA)
+ sleep(5);
+
+ /* If we skip this line it's because the type of screen we want
+ * is not connected. */
+ igt_require(enable_one_screen_with_type(&ms_data, type));
+ if (wait_flags & WAIT_STATUS)
+ igt_assert(wait_for_active());
+ if (wait_flags & WAIT_PC8_RES)
+ igt_assert(!pc8_plus_residency_changed(5));
+ if (wait_flags & WAIT_EXTRA)
+ sleep(5);
+ }
+}
+
+/* Test of the DRM resources reported by the IOCTLs are still the same. This
+ * ensures we still see the monitors with the same eyes. We get the EDIDs and
+ * compare them, which ensures we use DP AUX or GMBUS depending on what's
+ * connected. */
+static void drm_resources_equal_subtest(void)
+{
+ struct compare_data pre_suspend, during_suspend, post_suspend;
+
+ enable_one_screen(&ms_data);
+ igt_assert(wait_for_active());
+ get_drm_info(&pre_suspend);
+ igt_assert(wait_for_active());
+
+ disable_all_screens(&ms_data);
+ igt_assert(wait_for_suspended());
+ get_drm_info(&during_suspend);
+ igt_assert(wait_for_suspended());
+
+ enable_one_screen(&ms_data);
+ igt_assert(wait_for_active());
+ get_drm_info(&post_suspend);
+ igt_assert(wait_for_active());
+
+ assert_drm_infos_equal(&pre_suspend, &during_suspend);
+ assert_drm_infos_equal(&pre_suspend, &post_suspend);
+
+ free_drm_info(&pre_suspend);
+ free_drm_info(&during_suspend);
+ free_drm_info(&post_suspend);
+}
+
+static void i2c_subtest_check_environment(void)
+{
+ int i2c_dev_files = 0;
+ DIR *dev_dir;
+ struct dirent *dirent;
+
+ /* Make sure the /dev/i2c-* files exist. */
+ igt_assert(system("modprobe -q i2c-dev > /dev/null 2>&1") != -1);
+
+ dev_dir = opendir("/dev");
+ igt_assert(dev_dir);
+ while ((dirent = readdir(dev_dir))) {
+ if (strncmp(dirent->d_name, "i2c-", 4) == 0)
+ i2c_dev_files++;
+ }
+ closedir(dev_dir);
+ igt_require(i2c_dev_files);
+}
+
+/* Try to use raw I2C, which also needs interrupts. */
+static void i2c_subtest(void)
+{
+ i2c_subtest_check_environment();
+
+ enable_one_screen(&ms_data);
+ igt_assert(wait_for_active());
+
+ disable_all_screens(&ms_data);
+ igt_assert(wait_for_suspended());
+ test_i2c(&ms_data);
+ igt_assert(wait_for_suspended());
+
+ enable_one_screen(&ms_data);
+}
+
+static void read_full_file(const char *name)
+{
+ int rc, fd;
+ char buf[128];
+
+ igt_assert_f(wait_for_suspended(), "File: %s\n", name);
+
+ fd = open(name, O_RDONLY);
+ if (fd < 0)
+ return;
+
+ do {
+ rc = read(fd, buf, ARRAY_SIZE(buf));
+ } while (rc == ARRAY_SIZE(buf));
+
+ rc = close(fd);
+ igt_assert(rc == 0);
+
+ igt_assert_f(wait_for_suspended(), "File: %s\n", name);
+}
+
+static void read_files_from_dir(const char *name, int level)
+{
+ DIR *dir;
+ struct dirent *dirent;
+ char *full_name;
+ int rc;
+
+ dir = opendir(name);
+ igt_assert(dir);
+
+ full_name = malloc(PATH_MAX);
+
+ igt_assert(level < 128);
+
+ while ((dirent = readdir(dir))) {
+ struct stat stat_buf;
+
+ if (strcmp(dirent->d_name, ".") == 0)
+ continue;
+ if (strcmp(dirent->d_name, "..") == 0)
+ continue;
+
+ snprintf(full_name, PATH_MAX, "%s/%s", name, dirent->d_name);
+
+ rc = lstat(full_name, &stat_buf);
+ igt_assert(rc == 0);
+
+ if (S_ISDIR(stat_buf.st_mode))
+ read_files_from_dir(full_name, level + 1);
+
+ if (S_ISREG(stat_buf.st_mode))
+ read_full_file(full_name);
+ }
+
+ free(full_name);
+ closedir(dir);
+}
+
+/* This test will probably pass, with a small chance of hanging the machine in
+ * case of bugs. Many of the bugs exercised by this patch just result in dmesg
+ * errors, so a "pass" here should be confirmed by a check on dmesg. */
+static void debugfs_read_subtest(void)
+{
+ const char *path = "/sys/kernel/debug/dri/0";
+ DIR *dir;
+
+ dir = opendir(path);
+ igt_require_f(dir, "Can't open the debugfs directory\n");
+ closedir(dir);
+
+ disable_all_screens(&ms_data);
+ igt_assert(wait_for_suspended());
+
+ read_files_from_dir(path, 0);
+}
+
+/* Read the comment on debugfs_read_subtest(). */
+static void sysfs_read_subtest(void)
+{
+ const char *path = "/sys/devices/pci0000:00/0000:00:02.0";
+ DIR *dir;
+
+ dir = opendir(path);
+ igt_require_f(dir, "Can't open the sysfs directory\n");
+ closedir(dir);
+
+ disable_all_screens(&ms_data);
+ igt_assert(wait_for_suspended());
+
+ read_files_from_dir(path, 0);
+}
+
+/* Make sure we don't suspend when we have the i915_forcewake_user file open. */
+static void debugfs_forcewake_user_subtest(void)
+{
+ int fd, rc;
+
+ igt_require(intel_gen(ms_data.devid) >= 6);
+
+ disable_all_screens(&ms_data);
+ igt_assert(wait_for_suspended());
+
+ fd = igt_open_forcewake_handle();
+ igt_require(fd >= 0);
+
+ if (has_runtime_pm) {
+ igt_assert(wait_for_active());
+ sleep(10);
+ igt_assert(wait_for_active());
+ } else {
+ igt_assert(wait_for_suspended());
+ }
+
+ rc = close(fd);
+ igt_assert(rc == 0);
+
+ igt_assert(wait_for_suspended());
+}
+
+static void gem_mmap_subtest(bool gtt_mmap)
+{
+ int i;
+ uint32_t handle;
+ int buf_size = 8192;
+ uint8_t *gem_buf;
+
+ /* Create, map and set data while the device is active. */
+ enable_one_screen(&ms_data);
+ igt_assert(wait_for_active());
+
+ handle = gem_create(drm_fd, buf_size);
+
+ if (gtt_mmap)
+ gem_buf = gem_mmap__gtt(drm_fd, handle, buf_size,
+ PROT_READ | PROT_WRITE);
+ else
+ gem_buf = gem_mmap__cpu(drm_fd, handle, buf_size, 0);
+
+
+ for (i = 0; i < buf_size; i++)
+ gem_buf[i] = i & 0xFF;
+
+ for (i = 0; i < buf_size; i++)
+ igt_assert(gem_buf[i] == (i & 0xFF));
+
+ /* Now suspend, read and modify. */
+ disable_all_screens(&ms_data);
+ igt_assert(wait_for_suspended());
+
+ for (i = 0; i < buf_size; i++)
+ igt_assert(gem_buf[i] == (i & 0xFF));
+ igt_assert(wait_for_suspended());
+
+ for (i = 0; i < buf_size; i++)
+ gem_buf[i] = (~i & 0xFF);
+ igt_assert(wait_for_suspended());
+
+ /* Now resume and see if it's still there. */
+ enable_one_screen(&ms_data);
+ igt_assert(wait_for_active());
+ for (i = 0; i < buf_size; i++)
+ igt_assert(gem_buf[i] == (~i & 0xFF));
+
+ igt_assert(munmap(gem_buf, buf_size) == 0);
+
+ /* Now the opposite: suspend, and try to create the mmap while
+ * suspended. */
+ disable_all_screens(&ms_data);
+ igt_assert(wait_for_suspended());
+
+ if (gtt_mmap)
+ gem_buf = gem_mmap__gtt(drm_fd, handle, buf_size,
+ PROT_READ | PROT_WRITE);
+ else
+ gem_buf = gem_mmap__cpu(drm_fd, handle, buf_size, 0);
+
+ igt_assert(wait_for_suspended());
+
+ for (i = 0; i < buf_size; i++)
+ gem_buf[i] = i & 0xFF;
+
+ for (i = 0; i < buf_size; i++)
+ igt_assert(gem_buf[i] == (i & 0xFF));
+
+ igt_assert(wait_for_suspended());
+
+ /* Resume and check if it's still there. */
+ enable_one_screen(&ms_data);
+ igt_assert(wait_for_active());
+ for (i = 0; i < buf_size; i++)
+ igt_assert(gem_buf[i] == (i & 0xFF));
+
+ igt_assert(munmap(gem_buf, buf_size) == 0);
+ gem_close(drm_fd, handle);
+}
+
+static void gem_pread_subtest(void)
+{
+ int i;
+ uint32_t handle;
+ int buf_size = 8192;
+ uint8_t *cpu_buf, *read_buf;
+
+ cpu_buf = malloc(buf_size);
+ read_buf = malloc(buf_size);
+ igt_assert(cpu_buf);
+ igt_assert(read_buf);
+ memset(cpu_buf, 0, buf_size);
+ memset(read_buf, 0, buf_size);
+
+ /* Create and set data while the device is active. */
+ enable_one_screen(&ms_data);
+ igt_assert(wait_for_active());
+
+ handle = gem_create(drm_fd, buf_size);
+
+ for (i = 0; i < buf_size; i++)
+ cpu_buf[i] = i & 0xFF;
+
+ gem_write(drm_fd, handle, 0, cpu_buf, buf_size);
+
+ gem_read(drm_fd, handle, 0, read_buf, buf_size);
+
+ for (i = 0; i < buf_size; i++)
+ igt_assert(cpu_buf[i] == read_buf[i]);
+
+ /* Now suspend, read and modify. */
+ disable_all_screens(&ms_data);
+ igt_assert(wait_for_suspended());
+
+ memset(read_buf, 0, buf_size);
+ gem_read(drm_fd, handle, 0, read_buf, buf_size);
+
+ for (i = 0; i < buf_size; i++)
+ igt_assert(cpu_buf[i] == read_buf[i]);
+ igt_assert(wait_for_suspended());
+
+ for (i = 0; i < buf_size; i++)
+ cpu_buf[i] = (~i & 0xFF);
+ gem_write(drm_fd, handle, 0, cpu_buf, buf_size);
+ igt_assert(wait_for_suspended());
+
+ /* Now resume and see if it's still there. */
+ enable_one_screen(&ms_data);
+ igt_assert(wait_for_active());
+
+ memset(read_buf, 0, buf_size);
+ gem_read(drm_fd, handle, 0, read_buf, buf_size);
+
+ for (i = 0; i < buf_size; i++)
+ igt_assert(cpu_buf[i] == read_buf[i]);
+
+ gem_close(drm_fd, handle);
+
+ free(cpu_buf);
+ free(read_buf);
+}
+
+/* Paints a square of color $color, size $width x $height, at position $x x $y
+ * of $dst_handle, which contains pitch $pitch. */
+static void submit_blt_cmd(uint32_t dst_handle, uint16_t x, uint16_t y,
+ uint16_t width, uint16_t height, uint32_t pitch,
+ uint32_t color, uint32_t *presumed_dst_offset)
+{
+ int i, reloc_pos;
+ uint32_t batch_handle;
+ int batch_size = 8 * sizeof(uint32_t);
+ uint32_t batch_buf[batch_size];
+ struct drm_i915_gem_execbuffer2 execbuf = {};
+ struct drm_i915_gem_exec_object2 objs[2] = {{}, {}};
+ struct drm_i915_gem_relocation_entry relocs[1] = {{}};
+ struct drm_i915_gem_wait gem_wait;
+
+ i = 0;
+
+ if (intel_gen(ms_data.devid) >= 8)
+ batch_buf[i++] = XY_COLOR_BLT_CMD_NOLEN |
+ XY_COLOR_BLT_WRITE_ALPHA |
+ XY_COLOR_BLT_WRITE_RGB | 0x5;
+ else
+ batch_buf[i++] = XY_COLOR_BLT_CMD_NOLEN |
+ XY_COLOR_BLT_WRITE_ALPHA |
+ XY_COLOR_BLT_WRITE_RGB | 0x4;
+ batch_buf[i++] = (3 << 24) | (0xF0 << 16) | (pitch);
+ batch_buf[i++] = (y << 16) | x;
+ batch_buf[i++] = ((y + height) << 16) | (x + width);
+ reloc_pos = i;
+ batch_buf[i++] = *presumed_dst_offset;
+ if (intel_gen(ms_data.devid) >= 8)
+ batch_buf[i++] = 0;
+ batch_buf[i++] = color;
+
+ batch_buf[i++] = MI_BATCH_BUFFER_END;
+ if (intel_gen(ms_data.devid) < 8)
+ batch_buf[i++] = MI_NOOP;
+
+ igt_assert(i * sizeof(uint32_t) == batch_size);
+
+ batch_handle = gem_create(drm_fd, batch_size);
+ gem_write(drm_fd, batch_handle, 0, batch_buf, batch_size);
+
+ relocs[0].target_handle = dst_handle;
+ relocs[0].delta = 0;
+ relocs[0].offset = reloc_pos * sizeof(uint32_t);
+ relocs[0].presumed_offset = *presumed_dst_offset;
+ relocs[0].read_domains = 0;
+ relocs[0].write_domain = I915_GEM_DOMAIN_RENDER;
+
+ objs[0].handle = dst_handle;
+ objs[0].alignment = 64;
+
+ objs[1].handle = batch_handle;
+ objs[1].relocation_count = 1;
+ objs[1].relocs_ptr = (uintptr_t)relocs;
+
+ execbuf.buffers_ptr = (uintptr_t)objs;
+ execbuf.buffer_count = 2;
+ execbuf.batch_len = batch_size;
+ execbuf.flags = I915_EXEC_BLT;
+ i915_execbuffer2_set_context_id(execbuf, 0);
+
+ do_ioctl(drm_fd, DRM_IOCTL_I915_GEM_EXECBUFFER2, &execbuf);
+
+ *presumed_dst_offset = relocs[0].presumed_offset;
+
+ gem_wait.flags = 0;
+ gem_wait.timeout_ns = 10000000000LL; /* 10s */
+
+ gem_wait.bo_handle = batch_handle;
+ do_ioctl(drm_fd, DRM_IOCTL_I915_GEM_WAIT, &gem_wait);
+
+ gem_wait.bo_handle = dst_handle;
+ do_ioctl(drm_fd, DRM_IOCTL_I915_GEM_WAIT, &gem_wait);
+
+ gem_close(drm_fd, batch_handle);
+}
+
+/* Make sure we can submit a batch buffer and verify its result. */
+static void gem_execbuf_subtest(void)
+{
+ int x, y;
+ uint32_t handle;
+ int bpp = 4;
+ int pitch = 128 * bpp;
+ int dst_size = 128 * 128 * bpp; /* 128x128 square */
+ uint32_t *cpu_buf;
+ uint32_t presumed_offset = 0;
+ int sq_x = 5, sq_y = 10, sq_w = 15, sq_h = 20;
+ uint32_t color;
+
+ /* Create and set data while the device is active. */
+ enable_one_screen(&ms_data);
+ igt_assert(wait_for_active());
+
+ handle = gem_create(drm_fd, dst_size);
+
+ cpu_buf = malloc(dst_size);
+ igt_assert(cpu_buf);
+ memset(cpu_buf, 0, dst_size);
+ gem_write(drm_fd, handle, 0, cpu_buf, dst_size);
+
+ /* Now suspend and try it. */
+ disable_all_screens(&ms_data);
+ igt_assert(wait_for_suspended());
+
+ color = 0x12345678;
+ submit_blt_cmd(handle, sq_x, sq_y, sq_w, sq_h, pitch, color,
+ &presumed_offset);
+ igt_assert(wait_for_suspended());
+
+ gem_read(drm_fd, handle, 0, cpu_buf, dst_size);
+ igt_assert(wait_for_suspended());
+ for (y = 0; y < 128; y++) {
+ for (x = 0; x < 128; x++) {
+ uint32_t px = cpu_buf[y * 128 + x];
+
+ if (y >= sq_y && y < (sq_y + sq_h) &&
+ x >= sq_x && x < (sq_x + sq_w))
+ igt_assert(px == color);
+ else
+ igt_assert(px == 0);
+ }
+ }
+
+ /* Now resume and check for it again. */
+ enable_one_screen(&ms_data);
+ igt_assert(wait_for_active());
+
+ memset(cpu_buf, 0, dst_size);
+ gem_read(drm_fd, handle, 0, cpu_buf, dst_size);
+ for (y = 0; y < 128; y++) {
+ for (x = 0; x < 128; x++) {
+ uint32_t px = cpu_buf[y * 128 + x];
+
+ if (y >= sq_y && y < (sq_y + sq_h) &&
+ x >= sq_x && x < (sq_x + sq_w))
+ igt_assert(px == color);
+ else
+ igt_assert(px == 0);
+ }
+ }
+
+ /* Now we'll do the opposite: do the blt while active, then read while
+ * suspended. We use the same spot, but a different color. As a bonus,
+ * we're testing the presumed_offset from the previous command. */
+ color = 0x87654321;
+ submit_blt_cmd(handle, sq_x, sq_y, sq_w, sq_h, pitch, color,
+ &presumed_offset);
+
+ disable_all_screens(&ms_data);
+ igt_assert(wait_for_suspended());
+
+ memset(cpu_buf, 0, dst_size);
+ gem_read(drm_fd, handle, 0, cpu_buf, dst_size);
+ for (y = 0; y < 128; y++) {
+ for (x = 0; x < 128; x++) {
+ uint32_t px = cpu_buf[y * 128 + x];
+
+ if (y >= sq_y && y < (sq_y + sq_h) &&
+ x >= sq_x && x < (sq_x + sq_w))
+ igt_assert(px == color);
+ else
+ igt_assert(px == 0);
+ }
+ }
+
+ gem_close(drm_fd, handle);
+
+ free(cpu_buf);
+}
+
+/* Assuming execbuf already works, let's see what happens when we force many
+ * suspend/resume cycles with commands. */
+static void gem_execbuf_stress_subtest(int rounds, int wait_flags)
+{
+ int i;
+ int batch_size = 4 * sizeof(uint32_t);
+ uint32_t batch_buf[batch_size];
+ uint32_t handle;
+ struct drm_i915_gem_execbuffer2 execbuf = {};
+ struct drm_i915_gem_exec_object2 objs[1] = {{}};
+
+ if (wait_flags & WAIT_PC8_RES)
+ igt_require(has_pc8);
+
+ i = 0;
+ batch_buf[i++] = MI_NOOP;
+ batch_buf[i++] = MI_NOOP;
+ batch_buf[i++] = MI_BATCH_BUFFER_END;
+ batch_buf[i++] = MI_NOOP;
+ igt_assert(i * sizeof(uint32_t) == batch_size);
+
+ disable_all_screens(&ms_data);
+ igt_assert(wait_for_suspended());
+
+ handle = gem_create(drm_fd, batch_size);
+ gem_write(drm_fd, handle, 0, batch_buf, batch_size);
+
+ objs[0].handle = handle;
+
+ execbuf.buffers_ptr = (uintptr_t)objs;
+ execbuf.buffer_count = 1;
+ execbuf.batch_len = batch_size;
+ execbuf.flags = I915_EXEC_RENDER;
+ i915_execbuffer2_set_context_id(execbuf, 0);
+
+ for (i = 0; i < rounds; i++) {
+ do_ioctl(drm_fd, DRM_IOCTL_I915_GEM_EXECBUFFER2, &execbuf);
+
+ if (wait_flags & WAIT_STATUS)
+ igt_assert(wait_for_suspended());
+ if (wait_flags & WAIT_PC8_RES)
+ igt_assert(pc8_plus_residency_changed(120));
+ if (wait_flags & WAIT_EXTRA)
+ sleep(5);
+ }
+
+ gem_close(drm_fd, handle);
+}
+
+/* When this test was written, it triggered WARNs and DRM_ERRORs on dmesg. */
+static void gem_idle_subtest(void)
+{
+ disable_all_screens(&ms_data);
+ igt_assert(wait_for_suspended());
+
+ sleep(5);
+
+ gem_quiescent_gpu(drm_fd);
+}
+
+/* This also triggered WARNs on dmesg at some point. */
+static void reg_read_ioctl_subtest(void)
+{
+ struct drm_i915_reg_read rr = {
+ .offset = 0x2358, /* render ring timestamp */
+ };
+
+ disable_all_screens(&ms_data);
+ igt_assert(wait_for_suspended());
+
+ do_ioctl(drm_fd, DRM_IOCTL_I915_REG_READ, &rr);
+
+ igt_assert(wait_for_suspended());
+}
+
+static bool device_in_pci_d3(void)
+{
+ struct pci_device *pci_dev;
+ int rc;
+ uint16_t val;
+
+ pci_dev = intel_get_pci_device();
+
+ rc = pci_device_cfg_read_u16(pci_dev, &val, 0xd4);
+ igt_assert(rc == 0);
+
+ return (val & 0x3) == 0x3;
+}
+
+static void pci_d3_state_subtest(void)
+{
+ igt_require(has_runtime_pm);
+
+ disable_all_screens(&ms_data);
+ igt_assert(wait_for_suspended());
+
+ igt_assert(device_in_pci_d3());
+
+ enable_one_screen(&ms_data);
+ igt_assert(wait_for_active());
+
+ igt_assert(!device_in_pci_d3());
+}
+
+static void stay_subtest(void)
+{
+ disable_all_screens(&ms_data);
+ igt_assert(wait_for_suspended());
+
+ while (1)
+ sleep(600);
+}
+
+static void system_suspend_subtest(void)
+{
+ disable_all_screens(&ms_data);
+ igt_assert(wait_for_suspended());
+ igt_system_suspend_autoresume();
+ igt_assert(wait_for_suspended());
+}
+
+int main(int argc, char *argv[])
+{
+ int rounds = 50;
+ bool stay = false;
+
+ igt_subtest_init(argc, argv);
+
+ /* The --quick option makes the stress tests not so stressful. Useful
+ * when you're developing and just want to make a quick test to make
+ * sure you didn't break everything. */
+ if (argc > 1 && strcmp(argv[1], "--quick") == 0)
+ rounds = 10;
+
+ /* The --stay option enables a mode where we disable all the screens,
+ * then stay like that, runtime suspended. This mode is useful for
+ * running manual tests while debugging. */
+ if (argc > 1 && strcmp(argv[1], "--stay") == 0)
+ stay = true;
+
+ /* Skip instead of failing in case the machine is not prepared to reach
+ * PC8+. We don't want bug reports from cases where the machine is just
+ * not properly configured. */
+ igt_fixture
+ setup_environment();
+
+ if (stay)
+ igt_subtest("stay")
+ stay_subtest();
+
+ /* Essential things */
+ igt_subtest("rte")
+ basic_subtest();
+ igt_subtest("drm-resources-equal")
+ drm_resources_equal_subtest();
+ igt_subtest("pci-d3-state")
+ pci_d3_state_subtest();
+
+ /* Basic modeset */
+ igt_subtest("modeset-lpsp")
+ modeset_subtest(SCREEN_TYPE_LPSP, 1, WAIT_STATUS);
+ igt_subtest("modeset-non-lpsp")
+ modeset_subtest(SCREEN_TYPE_NON_LPSP, 1, WAIT_STATUS);
+ igt_subtest("dpms-lpsp")
+ modeset_subtest(SCREEN_TYPE_LPSP, 1, WAIT_STATUS | USE_DPMS);
+ igt_subtest("dpms-non-lpsp")
+ modeset_subtest(SCREEN_TYPE_NON_LPSP, 1, WAIT_STATUS | USE_DPMS);
+
+ /* GEM */
+ igt_subtest("gem-mmap-cpu")
+ gem_mmap_subtest(false);
+ igt_subtest("gem-mmap-gtt")
+ gem_mmap_subtest(true);
+ igt_subtest("gem-pread")
+ gem_pread_subtest();
+ igt_subtest("gem-execbuf")
+ gem_execbuf_subtest();
+ igt_subtest("gem-idle")
+ gem_idle_subtest();
+
+ /* Misc */
+ igt_subtest("reg-read-ioctl")
+ reg_read_ioctl_subtest();
+ igt_subtest("i2c")
+ i2c_subtest();
+ igt_subtest("pc8-residency")
+ pc8_residency_subtest();
+ igt_subtest("debugfs-read")
+ debugfs_read_subtest();
+ igt_subtest("debugfs-forcewake-user")
+ debugfs_forcewake_user_subtest();
+ igt_subtest("sysfs-read")
+ sysfs_read_subtest();
+
+ /* Modeset stress */
+ igt_subtest("modeset-lpsp-stress")
+ modeset_subtest(SCREEN_TYPE_LPSP, rounds, WAIT_STATUS);
+ igt_subtest("modeset-non-lpsp-stress")
+ modeset_subtest(SCREEN_TYPE_NON_LPSP, rounds, WAIT_STATUS);
+ igt_subtest("modeset-lpsp-stress-no-wait")
+ modeset_subtest(SCREEN_TYPE_LPSP, rounds, DONT_WAIT);
+ igt_subtest("modeset-non-lpsp-stress-no-wait")
+ modeset_subtest(SCREEN_TYPE_NON_LPSP, rounds, DONT_WAIT);
+ igt_subtest("modeset-pc8-residency-stress")
+ modeset_subtest(SCREEN_TYPE_ANY, rounds, WAIT_PC8_RES);
+ igt_subtest("modeset-stress-extra-wait")
+ modeset_subtest(SCREEN_TYPE_ANY, rounds,
+ WAIT_STATUS | WAIT_EXTRA);
+
+ /* System suspend */
+ igt_subtest("system-suspend")
+ system_suspend_subtest();
+
+ /* GEM stress */
+ igt_subtest("gem-execbuf-stress")
+ gem_execbuf_stress_subtest(rounds, WAIT_STATUS);
+ igt_subtest("gem-execbuf-stress-pc8")
+ gem_execbuf_stress_subtest(rounds, WAIT_PC8_RES);
+ igt_subtest("gem-execbuf-stress-extra-wait")
+ gem_execbuf_stress_subtest(rounds, WAIT_STATUS | WAIT_EXTRA);
+
+ igt_fixture
+ teardown_environment();
+
+ igt_exit();
+}
--
1.9.2
_______________________________________________
Intel-gfx mailing list
Intel-gfx@xxxxxxxxxxxxxxxxxxxxx
http://lists.freedesktop.org/mailman/listinfo/intel-gfx
