[PATCH 0/5] Tiger Lake: DKL phy PLLs

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

 



Mostly the same patches as https://patchwork.freedesktop.org/series/63670/.
Rebased.

Lucas De Marchi (2):
  drm/i915/tgl: re-indent code to prepare for DKL changes
  drm/i915/tgl: start adding the DKL PLLs to use on TC ports

Vandita Kulkarni (3):
  drm/i915/tgl: Add DKL phy pll registers
  drm/i915/tgl: Add DKL phy pll state calculations
  drm/i915/tgl: Add support for dkl pll write

 drivers/gpu/drm/i915/display/intel_dpll_mgr.c | 335 ++++++++++++++----
 drivers/gpu/drm/i915/i915_reg.h               |  94 +++++
 2 files changed, 368 insertions(+), 61 deletions(-)

-- 
2.21.0

_______________________________________________
Intel-gfx mailing list
Intel-gfx@xxxxxxxxxxxxxxxxxxxxx
https://lists.freedesktop.org/mailman/listinfo/intel-gfx




[Index of Archives]     [AMD Graphics]     [Linux USB Devel]     [Linux Audio Users]     [Yosemite News]     [Linux Kernel]     [Linux SCSI]

  Powered by Linux