Re: Verilog/ASIC development support is insufficient in git , help!

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

 



Hi Kevin,

The ability of inter-user (designer-verifier) code sync'ing without letting the incomplete or incompatible RTL code to propagate to the main build stream is going to facilitate the design flow and efficiency .

The ability of local revision control means that no more over writing of design files until commit .

I think these 2 things will really buy us alot .

Justin

Honestly, it sounds like SVN is actually a good fit here. Just because git is awesome for many things does not mean it is the end-all-be-all of version control systems. SVN still has its place as the last true centralized system. Given your constraints and workflow, why do you think git is better than SVN?

-Kevin Ballard

--
Kevin Ballard
http://kevin.sb.org
kevin@xxxxxx
http://www.tildesoft.com




--
To unsubscribe from this list: send the line "unsubscribe git" in
the body of a message to majordomo@xxxxxxxxxxxxxxx
More majordomo info at  http://vger.kernel.org/majordomo-info.html

[Index of Archives]     [Linux Kernel Development]     [Gcc Help]     [IETF Annouce]     [DCCP]     [Netdev]     [Networking]     [Security]     [V4L]     [Bugtraq]     [Yosemite]     [MIPS Linux]     [ARM Linux]     [Linux Security]     [Linux RAID]     [Linux SCSI]     [Fedora Users]

  Powered by Linux